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The objective of this thesis is two-fold. The first goal is to expand the operational 
capabilities of the Ship's Service Converter Module control algorithm for a DC-to-DC 
converter using the Universal Controller. The second goal is to investigate the use of the 
Universal Controller to implement a closed-loop control algorithm for an Auxiliary 
Resonant Commutated Pole (ARCP) power inverter. These power electronic devices are 
central to the development of a DC Zonal Electric Distribution System (DC ZEDS) that is 
scheduled for application in the twenty-first century surface combatant (SC-21). The 
development of appropriate control algorithms is a key element to this design process. 
The Universal Controller is a digital controller that was developed by personnel at the 
Naval Surface Warfare Center (NSWC), Annapolis, Maryland. The basic operation of the 
Universal Controller and the Texas Instrument TMS320C30 microprocessor architecture 
are described, with emphasis placed on the system control algorithms. 
Previous studies have encoded and successfully tested a closed-loop control 
algorithm for a DC-to-DC converter. In this research endeavor, this control algorithm is 
expanded to include various protection circuits and a Master/Slave paralleling scheme. 
Finally, a closed-loop control algorithm for thtt ARCP inverter is encoded and 
recommendations for future research are outlined. 
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A. DC ZONAL ELECTRICAL DISTRIBUTION 
Downsizing is a reality in the military of today. The United States Navy is 
continually tasked with finding ways to meet operational commitments as well as satisfy 
the research and development requirements needed to continually upgrade capabilities. 
One area the Navy is investigating is the use of a DC power distribution system for the 
next gen.eration of ships. The project is referred to as DC Zonal Electrical Distribution 
System (DC ZEDS) [Ref. 1]. Figure 1-1 shows a simplified block diagram of a proposed 
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Figure 1-1 DC Zonal Electrical Distribution System [Ref. 2] 
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Power distribution under this system is accomplished by rectifying AC into DC 
as soon as it is generated. The ship is divided into zones and the DC power is routed to 
these zones on two primary DC busses (port DC bus and Stbd DC bus). Upon entering 
the zone, the DC power is stepped down using Ship's Service Converter Modules 
(SSCMs) that act as buffers for the zones. The power is then further stepped down using 
more SSCMs or converted back to AC using Ship's Service Inverter Modules (SSIMs). 
DC power distribution cari increase survivability by speeding up the fault detection and 
switching process, and because DC ZEDS requires significantly less cabling and 
essentially no transformers, it is projected to produce large savings in both the weight 
and the cost of next generation ships. [Ref. 1] 
The SSCMs are actually buck chopper converters that are used to step down and 
regulate the DC voltage entering the zone. The SSIMs are Auxiliary Resonant 
Commutated Pole (ARCP) inverters that convert the DC into three-phase (3~) AC [Ref. 
2]. Both SSCMs and SSIMs require feedback control and monitoring to be useful in a 
DC ZEDS environment because the systems must be stable and allow for fast transient 
response in the dynamic environment aboard U.S. Navy ships. Digital control has 
proven to be more flexible due to the ability to modify the control algorithm with 
simple software changes vice the extensive hardware changes required in analog systems. 
For DC ~EDS to be successful, effective control algorithms for SSCMs and SSIMs must 
be developed. 
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B. RESEARCH FOCUS 
The focus of this thesis is on using the Power Electronic Building Blocks (PEBB) 
Universal Controller, developed by the engineers at Naval Surface Warfare Center 
(NSWC), to expand the operational capabilities of the SSCM control algorithm and to 
implement a closed-loop control algorithm for the SSIM. The PEBB Universal 
Controller is a two-card digital controller designed to handle the extensive Input/Output 
(I/O) requirements needed to control both buck chopper converters and ARCP 
inverters. Closed-loop control for a typical ARCP inverter requires the conversion of as 
many as -10 voltage and current signals and the generation of as many as 12 different 
control signals. These control signals are used to gate o'u and off the electronic switches 
and modify the duty cycle. The Universal Controller has no user's manual. Previous 
research [Ref. 3] documented, in part, how the Universal Controller works and how to 
implement control algorithms using it. Chapter II of this thesis documents in greater 
detail the actual operation of the Universal Controller. 
The Universal Controller is based on the Texas Instrument TMS320C30 
microprocessor. This is a general purpose microprocessor designed for nsp applications. 
Chapter ill delves into the architecture of this chip and how it gives flexibility to the 
Universal Controller. 
Previous research [Ref. 3] has included the encoding and successful testing of a 
closed-loop control algorithm for the SSCM, the buck chopper. Several additional 
operational features were desired by NSWC. Over-current protection, under-voltage 
protection, over-temperature protection, and the ability to operate the bucks from a 
remote front panel were all desired features that were not incorporated in the original 
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buck control code. Chapter IV of this thesis contains a discussion of the theory and 
changes required to implement these features. 
The present SSCM closed-loop control algorithm implementation [Ref. 3] 
allowed for individual control of multiple buck choppers. Problems developed when 
trying to operate these units in parallel at Power Paragen, Inc., Anaheim CA. One buck 
had a tendency to take over and try to supply the entire load while the other unit floated 
at no load. The changes made to operate the buck chopper converters in a Master/Slave 
configuration that provides the proper current sharing required for successful parallel 
operation are documented and discussed in Chapter IV as well. 
The TMS320C30 has the ability to be programmed in both assembly language 
and C. Closed-loop control algorithms use complex mathematical functions to calculate 
the desired control signals. The current encoded control algorithms are written in 
assembly language. This code is lengthy and very complex. Great benefits would be 
derived from using C code functions to implement the control algorithms. C code, being 
a high-level language, uses instructions that more closely resemble common mathematical 
statements. Using C would greatly improve the readability of the software which 
would, in turn, facilitate easier modifications. The possibility of converting parts ofthe 
existing program to C is investigated and reported on in Chapter V. 
NSWC engineers encoded an open-loop control algorithm for the SSIM, an 
ARCP inverter. Closed-loop control is desirable because it can reduce or eliminate 
changes that would occur in output voltages caused by changes in the load or input 
voltage [Ref. 4]. Chapter VI of this thesis contains a description of the current open-loop 
operation of the ARCP and the implementation of one proposed closed-loop control 
4 
algorithm. Finally, Chapter VII contains a summary of research work completed, 
notable conclusions, and recommendations for future work. 
5 
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D. UNIVERSAL CONTROLLER 
A. INTRODUCTION 
Digital control algorithms have proven more flexible than analog ones. Changes 
to digital controllers can be made relatively easily via software modifications. Analog 
changes require the removal and replacement of actual components. This can be very 
time consuming and expensive. Also, depending on component tolerances, the accuracy 
of the an.alog implementation may be less than acceptable. Digital algorithms, on the 
other hand, can be modified by changing numbers in software then reloading the new 
program. Any size change can be accommodated with the proper scaling, and accuracy 
can be achieved by "fine tuning" the changes in the software. 
Closed-loop control algorithms can be very I/O intensive. The ARCP, for 
example, has six (6) primary switches that require control signals to turn on and off the 
solid-state gates. Also, 3-phase power control implies 3 different phase current and 
voltage measurements that need to be sampled and manipulated. Finding an appropriate 
digital controller that can handle this many I/O signals is challenging. For this reason, 
the engineers at NSWC designed the Power Electronic Building Block (PEBB) Universal 
Controller, here in referred to as simply the Universal Controller. PEBB is a generic 
term for ~olid-state switching equipment being developed for Department of Defense 
(DOD) systems and Universal Controller implies that this controller is designed to 
handle a myriad of applications in addition to those discussed in this thesis. 
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B. GENERAL DESCRIPTION 
The PEBB Universal Controller is comprised of two basic parts, a CPU board 
and an I/O board. Figure 2-1 shows a block diagram of the Universal Controller. The 
CPU board is based on the Texas Instruments TMS320C30 DSP microprocessor chip 
which will be covered in greater detail in Chapter ill. The CPU board also contains 
three (3) different types of memory and a microcontroller that directs the interface with 
the host PC. The I/O board contains the Analog-to-Digital (AID) converters that 
provide the analog input to the Universal Controller and has several counter/timers used 





























Figure 2-1 PEBB Universal Controller Block Diagram [Ref.S] 
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Input to the Universal Controller comes from a host PC using the RS232 serial 
port on the back of the PC. Output from the Universal Controller is converted to 
optical gate control signals by optical transmitters on the I/O board. These signals are 
then sent out as control signals to modify switch operation. This provides a level of 
isolation between the Universal Controller and the high-power units being controlled. 
C. PRIMARY COMPONENTS 
1. CPU Board 
The CPU board is built around the Texas Instrument TMS320C30 which, as 
stated earlier, is discussed in the next chapter. The microprocessor is supported by the 
Texas Instrument TI 8751 microcontroller and a memory section. Figure 2-2 shows the 
primary components of the Universal Controller CPU board. 
microcontroller dual port memory 
PROM PROM PROM PROM 
TMS320C30 
SRAM SRAM SRAM SRAM 
Figure 2-2 CPU Board of the Universal Controller [Ref. 3] 
The microcontroller is able to communicate both in serial or parallel modes. 
Anyone of its 32 I/O pins can be addressed as an input, an output, or both. [Ref. 6] This 
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is what gives the 11 8751 the flexibility to communicate serially with the host PC and yet 
read from and write to the dual port memory in parallel. 
The 11 8751 microcontroller also contains 4K bytes of Erasable Programmable 
Read Only Memory (EPROM) on-chip. This is used to hold the interface program 
supplied by NSWC. A copy of this code is located on PCPWR7, a personal computer 
located in Bullard Hall room 114. This code is what controls the interface between the 
Universal Controller and the host Pc. It contains the memory map and instructions 
used for loading front panel information from the PC into the Universal Controller on 
start-up and it also directs the interrupts generated by the host PC used to initiate and 
terminate operation of the controller. 
The second major portion of the CPU board is the memory section. The 
memory section can be divided into three parts. The three types of memory located on 
the Universal Controller are 32K of EPROM, 32K of Static Random Access Memory 
(SRAM), and 1K x 8-bit high-speed dual port static RAM. The EPROM part of memory 
is made by connecting four WSI WS57C256F 32K x 8-bit chips in parallel. Since the 
EPROMS have an 8-bit data word and the TMS320C30 uses a 32-bit data bus, an address 
decoder is connected to the four WSI EPROMS. This allows simultaneous access to the 
four memory chips and provides a 32-bit data word for the CPU. The EPROM memory 
is used primarily for storage of the operating program for the Universal Controller. 
The static RAM, or SRAM, is made up of four IDT71256SA fast 32K x 8-bit 
CMOS chips. Again, these chips are connected in parallel to an address decoder to 
provide a 32-bit data word similar to the EPROMs. The SRAM is primarily used for 
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data storage. It stores values such as the sin look-up table used by the ARCP program for 
calculating the control signals. 
The final type of memory is the 1K x 8-bit high-speed dual port static RAM. It is 
connected between the microcontroller and the microprocessor. This memory is used to 
store information sent to the Universal Controller from the host PC until it is needed or 
until it can be loaded into the SRAM. This information includes, but is not limited to, 
command information that directs which algorithm to run, maximum and minimum 
currents and voltages, reference information used by the control algorithm, and the 
control constants needed by the control equations. Because the Universal Controller 
communicates serially with the host PC, access to this information is delayed a relatively 
long time. Using the microcontroller to direct this interface and load this information 
into the dual port memory for later use by the microprocessor greatly accelerates this 
process. A more in-depth discussion of the specifics of the Universal Controller's 
memory is available in Chapter m of Reference 3. 
2. 110 Board 
The I/O Board of the Universal Controller can be divided into two main 
functional parts, an analog-to-digital interface portion and a counter/timer portion. 
Figure 2-3 shows the key components of the I/O board of the Universal Controller. 
The analog-to-digital interface part consists of 11 AID converters used to convert 
voltage and current signals into digital words that can be used by the microprocessor. 
The counter/timer portion of the I/O board is made up of 4 counter/timer chips that 
contain 3 counters each and are used for various timing applications needed for control 
algorithm implementation. 
11 
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Figure 2-3 1/0 Board of the Universal Controller [Ref. 3] 
The analog-to-digital interface is made up of 11 Maxim SOOkbps AID converters. 
Ten of these 12-bit converters are used to convert sensed voltages and currents that are 
imported to the control board from the SSCMs or SSIM. One is reserved for 
conversions of on-board values needed for different types of operation. Five memory 
locations are reserved for the AID converters. Since the TMS320C30 uses 32-bit words, 
two (2) 12-bit AID words can be stored in each location. Initiating a read of an AID 
converter's memory location will read the value of the last conversion and initiate a new 
one. The first read is always discarded because it is the result of a previous, or time late, 
data sample. The second read represents a more real-time sample of the desired data and 
is saved for computations. Each conversion takes 2.6 J.lsec which is considerably slower 
than the 60 nsec instruction execution time for the microprocessor. To allow for 
complete conversions, there is a wait loop or delay time programmed into the code 
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following each A/D read. Specifics on data step size and digital word selectivity of the 
AID converters can be found in Reference 6. 
Four (4) Harris 82C54 counter/timers are located on the I/O board. Each 82C54 
contains 3 counters that can be set up in various modes of operation for use by the 
Universal Controller. The first counter/timer is operated in a rate generator mode. This 
counter/timer functions as the switching frequency timer. The desired switching 
frequency is programmed from the PC and converted to a count based on the clock 
speed and then loaded into the counter. [Ref. 3] The other two counters located on the 
same clllp are loaded with the same switching frequency count only delayed either by 
120 degrees or 180 degrees of switching period, depending on the application. At a 
20 Khz switching frequency, 120 degrees of delay equates to 16.7 msec and 180 degrees of 
delay is 25 msec of difference between the first counter and the next. These counters will 
generate interrupts with the proper phase shifts needed by the Universal Controller to 
initiate sampling and run the control algorithms. 
The other three (3) Harris counterltimers are used as hardware retriggerable one-
shots. Adjusting the count in these three (3) counters changes the duty cycle of the 
controlled solid-state switches. The duty counts calculated by the control equations are 
loaded into these counters. The output pulses of these three counters go to optical 
transmitters via three (3) PALs that convert the timer outputs into the necessary control 
signals for the SSCMs or SSIM switches. Further details on the actual loading of these 
counter/timers and count calculation details can be found in Reference 7. 
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D. OPERATIONAL OVERVIEW 
The process of operating the Universal Controller can be divided into several 
steps. The EPROMS are programmed, loaded into the Universal Controller CPU 
board, and power is applied. The next step is to load the operation and control values 
from the host PC and begin operation. Once the program is running, phase interrupts 
generated by the switching frequency timer will run the control algorithms. The 
Universal Controller will continue operating in this interrupt driven mode until the unit 
is shut down. 
Operation begins with loading the operating code for the microprocessor onto 
the EPROM's. To do this, the code is assembled, linked, converted to the proper format 
and "burned" into the PLDs. The assembler is loaded on PCPWRP-8 located in Bullard 
Hall room 114. This is an older PC that uses DOS 3.x as an operating system. This 
machine is still used to assemble the code because it also has the ALL-03A Universal 
Programmer and Tester attached to it which programs the WSI PLDs. This allows the 
code to be assembled and loaded onto the PLDs all on the same system. To make the 
task of programming chips easier, batch files have been created. A batch file is a DOS file 
that contains a listing of executable instructions. To use a batch file, simply type the 
name of the file and it will execute the necessary instructions. Appendix A contains a 
listing of DOS commands and instructions for creating, modifying, and using batch files 
to assemble the code and load the executable object file onto PLDs. 
Once the code is loaded, the four (4) PLDs are inserted into the four (4) PROM 
slots [Fig. 2-2] as US, U6, U8, andU9 on the CPU board. Then, when power is applied 
to the Universal Controller, the software program initializes the microprocessor, the 
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memory map, the counter/timers, and the interrupt structure and then waits for a "unit 
on" interrupt ~nterrupt 3 in the code) from the host pc. Reference 3 describes in detail 
the operation of the host PC and associated software. Figure 2-4 illustrates the program 
flow. The "unit on" interrupt starts the operation of the control algorithms. The front 
panel values are read and loaded into the dual port memory, the counter/timers (CfTs) 
are loaded, the rest of the interrupts are enabled and the unit then waits for a phase 
interrupt to occur. 
Initialize the 
microprocessor, 
memory, and counterl 
timers 
Load constants from 
host PC, load ClTs, 
enable interrupts 
Run the apropropriate 
interrupt subroutine to 
implement the control 
algorithm. 
Figure 2-4 Program Flow for the Universal Controller 
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Interrupts drive the system. The interrupts occur with the correct phase 
relationship, and at the proper sampling rate determined by the switching frequency 
loaded in from the host PC. The interrupt subroutines sample the required voltages and 
currents; the microprocessor manipulates the data and calculates the duty cycle changes 
needed to produce the proper outputs. The counts loaded into the counters/timers that 
control the switching period of the IGBTs are modified. The outputs of these counters 
produce the control signals that are converted to optical signals and sent out to the 
SSCMs or SSIM. Again, all of these actions are controlled by the program run by the 
TMS320C30 microprocessor. The architecture of the TMS320C30 is discussed in the 
next chapter. 
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III. TMS320C30 ARCIDTECTURE 
A. INTRODUCTION 
The TMS320C30 is the heart of the Universal Controller. It is a high-speed 
general-purpose microprocessor produced by Texas Instruments. It has an architecture, 
instruction set, and support system conducive to real-time digital signal processing (DSP) 
and ideal for application as the center piece of the Universal Controller. The 
TMS32QC30 has a 60 nsec single cycle execution time that gives it the speed to execute up 
to 50 MFLOPS [Ref. 8]. Many functions that are often done with software are 
performed in hardware by the C30. This architecture allows a high level of parallelism 
to support pipelining which increases speed. The TMS320C30 supports multiple 
addressing modes. Six different types of addressing are available in five different modes. 
This gives the C30 the large amount of versatility needed to implement complex control 
algorithms. Texas Instruments provides several support programs with extensive 
documentation to aid in system development using the TMS320C30. It is this high-speed 
architecture, the flexible addressing modes, and the extensive support systems that makes 
the TMS320C30 ideal for use in the PEBB Universal Controller. 
B. ARCIDTECTURE 
The TMS320C30 uses a register-based architecture. It consists of 12 control 
registers, 8 extended precision registers (also called accumulators) and 8 auxiliary 
registers. This register system give the C30 the flexibility to handle complex tasks using 
registers for storage. By decreasing the number of times the CPU needs to access 
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memory, the overall speed of the system is increased. The TMS320C30 also contains 
two auxiliary register arithmetic units (ARA U) that are used strictly for address 
calculations. The ARAUs can generate two (2) different addresses in a single clock cycle 
[Ref. 8]. They are used to calculate complex addresses such as addresses with 
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displacement or addresses used in the circular addressing mode which are discussed in a 
later chapter. Being able to separately and simultaneously calculate memory addresses 
allows a great deal of pipelining. Pipelining is the overlapping of instructions being 
executed by the microprocessor which greatly increases speed of operation. In the case of 
memory access, using ARAUs to calculate memory addresses frees up the ALU to 
perform other tasking while the C30 is reading from or writing to memory. An added 
benefit of using ARAUs comes from freeing the other microprocessor registers, which 
would normally be used for memory address calculations, to be used as needed elsewhere 
in the program. 
In addition to the flexible register system, the TMS320C30 has other pieces of 
hardware that add to its overall speed. The C30 has a full function ALU that performs 
operations on 32-bit integers and 40-bit floating point data in a single clock cycle. There 
is also a Barrel shifter capable of performing up to 32-bit shifts in a single cycle which 
adds great flexibility for bit manipulation instructions. Finally, the TMS320C30 has a 
parallel floating point/integer multiplier. This multiplier allows floating point 
operations to be performed in parallel with ALU operations. The inputs to the 
multiplier are two (2) 32-bit floating point numbers and the result is a 40-bit floating 
point number [Ref. 8]. The instruction set of the TMS320C30 is written to support 
parallel instruction execution so programs can easily be written to take advantage of this 
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parallel architecture. Simultaneous use of the single cycle ALU, Barrel shifter, and 
parallel multiplier are possible in software [Ref. 8]. 
The registers, the ALU, and the parallel multiplier are all supported by an 
extensive 32-bit internal bus structure designed to allow a great deal of instruction 
overlap in execution. This bus structure is what enables the parallel instruction set. In 
addition to two (2) ARA U address buses and two(2) separate data busses that connect 
CPU registers to memory, another set of separate address and data busses are used for 
peripherals and yet another for Direct Memory Access (DMA). It is this extensive bus 
structure supporting the large amount of paralleling hardware and the flexible register 
system that makes the TMS320C30 well suited for use in the Universal Controller. 
C. ADDRESS MODES 
Much of the flexibility of the TMS320C30 comes from the instruction set that 
supports it. This instruction set is quite powerful due in part to the numerous addressing 
modes available for use. The C30 supports five(S) different addressing modes and six(6) 
types of addressing. Table 3-1 shows a listing of the different addressing modes and types 
used by the TMS320C30. 
Five Addressing Modes Six Addressing Types 
General Addressing Modes Register Addressing 
Three-Operand Addressing Modes Direct Addressing 
Parallel Addressing Modes Indirect Addressing 
Conditional Addressing Modes Short-Immediate Addressing 
Circular Addressing Modes Long-Immediate Addressing 
PC-Relative Addressing 
Table 3-1 TMS320C30 Addressmg Modes and Types 
19 
An addressing mode is a grouping of instructions based on the syntax used when 
writing code. An addressing type is a grouping of instructions based on how data is 
accessed from memory or registers. Chapter 5 of Reference 8 provides a complete and 
thorough description of each mode and type of addressing. Not every type of addressing 
is available in every mode. For instance, the Three-Operand Addressing Mode allows 
only register addressing and indirect addressing because of the fields available in the 
instruction word. Examples of each mode and type of addressing can be found in 
Appendix B (the code). Circular addressing plays a very important role in the 
implementation of the control. algorithms discussed in Chapter VI and will be covered in 
more detail there. 
D. PROGRAM DEVELOPMENT AND SUPPORT 
Texas Instruments provides an excellent support system for the TMS320C30 
microprocessor user. Numerous resources are available to aid in the design, 
implementation, and debugging processes. Figure 3-1 shows the TMS320C3x 
development environment supported by products from Texas Instruments. 
Software tools available include an Assembler/Linker allowing programming in 
assembly language, an ANSI C Compiler so C source code may also be used, and a 
TMS320C3x Simulator to allow for source code debugging of programs. The 
TMS320C3x Simulator was used extensively during the coding portions of this thesis to 
test code prior to EPROM programming. All three of these software products are 
loaded on PCPWR 8 located in Bullard 114. Appendix A contains an explanation of 
how to access and run the Assembler, Linker, and Compiler by using DOS commands 
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and batch files. Further information concerning the specific features provided by these 
products is available in their respective reference manuals [Ref. 9 and Ref. 10] which are 
also located in Bullard 114. The TMS320C3x Simulator is described in Reference 11. 
Included in this manual are installation instructions and an operational tutorial that 
proved quite helpfuL 
rts30.lib ; 
'\ .. _-------,/ 
.,,-,-,-, _._._._._.- ..... 
( other object \ 





TMS320C30 14----1 EPROM 
Programmer 
Figure 3-1 Development Support for the TMS320C3x [Ref. 8] 
Other software products available and shown on Figure 3-1 are an Object Format 
Converter used to convert executable code into a format compatible with PLD 
programming and an EPROM Programmer to do the actual programming of PLDs. 
21 
Again, these products are loaded on PCPWR 8 in Bullard 114. Use of the Object Format 
Converter is addressed in Appendix A of this thesis and a complete description of how to 
use the EPROM Programmer can be found in Appendix C of Reference 3. Also 
available from Texas Instruments but not shown in Figure 3-1 is an XDS Emulator. This 
is a hardware device that allows full speed program execution of 1MS320C3x programs. 
The Power Systems Lab at the Naval Postgraduate School (NPS) does not have this piece 
of hardware so it will not be discussed in detail here. 
As has been shown, numerous resources are available from Texas Instruments to 
aid in the development of a 1MS320C3x system. The C30 has a flexible instruction set 
with many addressing modes to allow flexibility in programming control algorithms. 
The architecture utilizes extensive paralleling to provide the speed needed for DSP 
control algorithms. The utilization of these characteristics as applied to buck chopper 
control is discussed in the next chapter. 
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IV. BUCK CHOPPER APPLICATIONS 
A. INTRODUCTION 
A major component of the DC ZEDS system is the Ships Service Converter 
Module. The SSCM is a feedback-controlled buck chopper used to step down a DC 
voltage to a lower leveL Figure 4-1 shows a basic schematic of a buck chopper. A buck 
chopper uses an electronic switch to "chop" an input DC voltage and an LC-filter to 
eliminate the high-frequency components to produce a lower, average DC value. 
Switch L 
+ 
E R Vout 
c 
Figure 4-1 Buck Chopper Basic Schematic [Ref. 3] 
In present Navy shipboard designs, the electronic switch is an Insulated Gate 
Bipolar Transistor (IGB1). Control signals applied to the gate of the electronic switch 
change the duty cycle of the switch and change the average DC voltage out. Figure 4-2 
illustrates the affect that the duty cycle of the s;witch has on one average DC voltage out. 
E 
Vout ------- --- ------- --- ----
o ~ ______ ~ __ ~ ____ ~ __ ~ ____ ~ 
Figure 4-2 Average DC Voltage from a Buck Chopper [Ref. 3] 
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For continuous inductor current, the ideal steady-state relationship is given by 
(4-1) 
where 
Dss = steady-state duty cycle (ton II: ) 
E = input voltage 
Further details on buck chopper operation are listed in Reference 3. 
Previous research developed a closed-loop control algorithm for the SSCM. The 
U niversaI Controller has enough II 0 capability to simultaneously control 2 buck 
choppers. Reference 3 details single and dual buck chopper control. System integrators 
at NSWC required some modifications to the software control that involved 
incorporating additional features not currently available. This chapter addresses the 
added under-voltage, over-temperature and over-current protection algorithms and 
documents the changes to the assembly code provided in Reference 3. The next section 
describes how these changes were implemented. Another added feature was the 
Local/Remote switch. Section C of this chapter outlines the changes to the interrupt 
structure and the code required to allow operation of an L/R switch. Finally, the buck 
choppers must be capable of operating in parallel and sharing the load proportionately. 
Section D addresses this issue and describes the changes made to implement a 
Master/Slave type control algorithm. 
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B. PROTECTION CIRCUITS 
1. 24 volt Control Power Low/Over-Temperature 
Self protection requirements were established by personnel at NSWC for SSCM 
control operation. These requirements consisted of a 24 volt (control power) low 
shutdown, an over-temperature shutdown, and an over-current sense and shutdown. 
These changes needed to be incorporated in software. In the cases of 24 volt low and 
over-temperature, these changes merely consisted of reading a status words in from an 
external sense board that monitored these conditions and comparing the result to a word 
that corresponds to an admissible condition. The output from the sense board is 
connected to a general purpose I/O jack labeled connector JP-1 on the Universal 
Controller. 
Bit 0 over-temperature slave 
Bit 1 over-temperature master 
Bit 2 under-voltage slave 
Bit 3 under-voltage master 
Table 4-1 ProtectlOn Circuit Bit Assignments 
Table 4-1 shows the bit assignments used for the general purpose I/O connector 
on the Universal Controller.· Memory address location 804500h (d _output) is associated 
with the general I/O port and was used to test for errors. Only the four (4) least 
significant bits needed to be checked, so the rest were masked out. Since the requirement 
was for anyone of the fault conditions to shut down the bucks, only one compare was 
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needed. All four bits were tested at once. If anyone of them indicated an error, the 







iset pointer to Gen II 0 
iRO = gen _ 110 word 
imask all but 4 lsbs 
Jump target if needed for shutdown 
isee if word is good 
iShuts down Bucks 
Interrupt subroutine 0 was selected as the place to add the protection code 
because isrO will run in both local or remote mode. Local and remote modes of 
operation are explained in a later section. The third protection circuit code, over-current 
sense and shutdown, was placed in isrO for the same reason. 
2. Over-Current Sense and Shutdown 
The over-current sense and shutdown code was designed to monitor the average 
over-current and shut down the system whenever the average over-current exceeded 
150% of rated current. The problem caused by over-current is that the heat that builds 
up in the solid-state switches has no time to dissipate. As the average over-current 
increases, the operating temperature of the device rises and eventually the component 
fails. But, when the heat has a chance to dissipate, indicated by when the average over-
current decreases, the components have a chance to recover and system shutdown is not 
required. The average over-current was calculated by integrating the over-current over 
time. This was accomplished by encoding the following equation: 
(4-2) 
where 116 represents 100% rated current in amps. 
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The actual encoding of the integral required several steps to accomplish. The 
integration was to be performed using the trapezoidal integration method as explained in 
Reference 3. Several lines of code and some new variables and constants had to be 
inserted to implement the integration digitally. 
The first step in encoding the over-current sense and shut-down code was to 
create a variable named T/2 that is equal to one-half the switching period. This value is 
calculated in the cmd 10 subroutine of the buck chopper code provided in Reference 3 
but was not saved for later use. The following line of code was inserted to accomplish 
this. 
STF RO,*+AR3(tau_2) ; Store T/2 
After saving T 12, several other variables and constants needed to be created. 
Table 4-2 contains a listing of the added constants and variables and their initial values: 
full 116.0 
limit 58.0 
io m 116 0.0 
- -
trip_m 0.0 
io s 116 0.0 
--
trip_s 0.0 
Table 4-2 Added Variables for Over-Current Sense and Shut-Down 
The constant 'full' represents 100% of rated current while 'limit' represents the 
maximum amount of average over-current allowed. The terms 'io m 116' and 
'io_s_116' are used to store the output over-current or (ioul -116.0) for the master and 
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slave buck choppers respectively. The Riemann sums or average over-currents for the 
master and the slave are stored in 'trip_m' and 'trip_s'. 
The final step involved encoding the integral. Appendix B contains the entire 
code for the buck choppers with the over-current sense and shut-down portion inserted 
in isrO. Since the code for the master and the slave functions exactly the same, only the 
code for the master is outlined here. First, the value of 'full' is loaded into the 
microprocessor's general register seven (R7), then it is subtracted from the output current 
of the master. This creates the value of 'io _ m _116[n]' which is stored for use in the next 
cycle as 'io_m_116[n-l]'. Next, the previous value of 'io_m_116' is added to the current 
value and multiplied by 'T /2'. The result represents the change in the average over-
current for this small portion of time. This integral change is added to the previous total 
to produce the Riemann sum. If the sum is negative, the sum is reset to zero which 
assures a non-negative integral. The sum is stored for use during the next cycle and then 
compared to the limit. If the limit is exceeded, the subroutine branches to the cmd 0 
subroutine which shuts down the system. If the limit is not exceeded, the subroutine 
exits this portion of code and resumes normal operation. 
After coding the protection circuits, the next change provides for a Local/Remote 
(L/R) switch for system control and a front panel potentiometer adjustment for reference 
voltage in, Local mode. 
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C. LOCALIREMOTE SWITCH MODIFICATION 
1. Specifications 
System integrators at NSWC requested that the buck choppers be equipped with 
some sort of front panel hard-wired controls to aid in troubleshooting and maintenance. 
A Local/Remote (L/R) switch that can select control of the buck choppers from either a 
front panel (Local mode) or from the host PC (Remote mode) was hard-wired in. The 
system needed to be able to be initialized and run in either local mode or remote mode 
and switched from one mode to the other during operation. When switched from mode 
to mode -during operation, the- system needs to shut down and restart in the new mode of 
operation because switching from one mode to the other would not be a "bumpless" 
transition. Two (2) voltage potentiometers were also connected to the front paneL They 
provided a course and fine adjustment for the reference voltage when the units were 
operating in Local mode. Software changes were required to enable operation of the 
front panel. 
2. Application 
In order to enable the front panel, the TMS320C30 had to be able to recognize 
and monitor the position of the L/R switch. Bit 5 of the general purpose II 0 port, used 
previously by the protection circuits, was used to carry the L/R switch position. The 
reference voltage potentiometer signals were added together and sent as one input to the 
general purpose II 0 port. This voltage was sent to an onboard A/D converter to create 
a voltage word usable by the Universal Controller. Once the TMS320C30 could access 
this information, changes to the software were made so it could process this information. 
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The normal program flow for the buck chopper control program was discussed 
in Chapter 2. As mentioned there, after initialization of the microprocessor, the 
program waits for an interrupt from the host Pc. When the interrupt (interrupt 3) is 
received, the control values are loaded in from the PC, the Universal Controller 
initialization is completed and the program waits for phase interrupts to start controlling 
the system. When not processing an interrupt, the program is in a No Operation (NOP) 
loop waiting for the next interrupt. It continues this operation until it receives an 
interrupt from the PC to shut down the system. This defines remote operation. For 
local operation, the Universal Controller reads the reference voltage from the front panel 
potentiometers, uses this V ref to calculate the changes to the duty cycle and therefore 
control the system. In order to start up the system in Local mode, a table of default 
control values had to be loaded into memory. Then, when starting up in Local mode, 
this table would be read instead of the control values from the host Pc. As previously 
mentioned, switching from one mode to the other needed to cause a shut down of the 
system and a restart in the proper mode. Now that the modes of operation have been 
defined, the algorithm dictating how the Universal Controller monitors the L/R switch 
position and transitions between modes must be di~cussed . 
. It was determined that the interrupt structure of the control program would have 
to be changed. The Universal controller needed to check the L/R switch position on 
initial power-up and monitor its position throughout the entire operation of the 
program. It could no longer just wait for an interrupt from the Pc. This created two (2) 
different start-up scenarios that had to be accounted for in the code, either start-up in 
Local mode or start-up in Remote mode. The Universal Controller needed to be able to 
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recognize a switch change from Local to Remote or vice versa. An internal timer 
interrupt was set up to check switch position. The previous switch position was saved to 
provide the ability to compare current position (sw[n] with the previous position (sw[n-
1]. This created four (4) possible run-time scenarios that also needed to be programmed 
into the code: 
1) Switch previously in Local, stays in Local. 
2) Switch previously in Local, switched to Remote. 
3) Switch previously in Remote, stays in Remote. 
4) Switch previously in Remote, switched to Local. 
The interrupt structure and program flow were changed to cover all of the 
possible scenarios. Figure 4-3 shows a block diagram of the modified program flow 
allowing for L/R switch operation. The code is enclosed as a portion of Appendix B. 
On initial power-up, the program initializes the microprocessor and then checks 
the position of the L/R switch. If in Remote, the program functions exactly as it did 
before. It waits for an interrupt 3 from the PC, continues the initialization process, and 
waits for phase interrupts. If the switch was in Local when checked, the program jumps 
to a routine that loads the default table into memory and then continues the program, 
waiting for interrupts. When an interrupt is received, if it is a phase interrupt (i.e. intO), 
the program runs the appropriate control algorithm encoded in the interrupt subroutine 
as before. Only if the interrupt is from the internal timer does the code change again. 
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Figure 4-3 Program Flow with Local/Remote Switch 
When an interrupt is received from the internal timer, the timer 1 subroutine 
takes over_ First, it reads the previous switch position from memory then gets the 
current switch position. Zero (0) is used for remote and one (1) for Local mode. From 
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there it branches to the appropriate section based on current switch position. Once in 
the appropriate section of code, either Local or Remote, it compares the current switch 
position with the previous switch position to determine which of the four (4) run-time 
scenarios the system is in. The bottom of Figure 4-3 shows a brief synopsis of what is 
done for each of the four (4) cases. If in Local and previously in Local, the program 
updates V ref by reading in the front panel voltage, initiates a ramp-up function if V ref 
changed by more than 10 volts, stores the new Vref and returns from interrupt. If in 
Local and previously was in Remote, the program branches to the cmd 0 subroutine and 
shuts down the system. It then starts back up in Local. If in Remote and previously in 
Remote, the program merely returns from interrupt. Finally, if in Remote and 
previously in Local, the program branches to cmd 0 again to shut down the system and 
restarts waiting for an interrupt 3 from the PC to run in Remote mode. By using the 
TMS320C30's internal timer 1 to generate interrupts to check L/R switch position 
throughout operation of the system and then changing the interrupt structure to look for 
this interrupt, Local/Remote switch operation was encoded into the Universal 
Controller code. The only modification left to add for this thesis research involved 
encoding a Master/Slave algorithm for parallel operation of the buck choppers. 
D. MASTERISLA VE PARALLELING 
1. Theory 
The final requirement from NSWC was to investigate and develop a paralleling 
algorithm that did not require droop. 'NSWC personnel wanted to be able to connect 
two (2) 100 kW units together in parallel to create a single 200 kW unit. Reference 3 
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contains an algorithm for paralleling two (2) buck choppers based on decreasing the 
reference voltage specified by a unit as the unit output current increases (droop). The 
droop method worked but wasn't accurate enough for the 200 kW parallel application. 
Personnel at NSWC wanted current sharing accuracy greater than that attainable 
through the droop method and wanted to eliminate the droop or "sag" produced in the 
voltage as load increased. To correct this problem, a Master/Slave control algorithm was 
developed. 
The basic premise behind the Master/Slave algorithm was to use a modified 
multi-loop feedback with a steady-state DC term, a Proportional plus Integral (PI) 
controller on the voltage, and a Proportional term on the current to calculate a duty 
cycle for the Master buck chopper. Input and output voltage can be established at one 
node because the buck choppers are in parallel. 
VOUI,I = V OUI ,2 
(4-3) 
(4-4) 
However, the individual inductor currents must be summed and the individual 
output currents must be summed to establish base inductor and output currents. 
(4-5) 
(4-6) 
The Slave buck chopper duty cycle then mimics the Master's. An Integral term is 
added to remove current error between the Master and the Slave, and a proportional 
term is added to maintain stability. Equations (4-7) and (4-8) show the control equations 
implemented using the Master/Slave scheme. 
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where, 
Dmaster = Master Buck duty cycle Dss = steady-state duty cycle 
hv = voltage gain Vol = voltage out from Buck one 
Vref = reference voltage hll = voltage integrator gain 
hi = current gain iLl = Buck one inductor current 
i L2 = Buck two inductor current iol = Buck one output current 
i02 = Buck two output current k p = proportional gain 
Ds1ave = Slave Buck duty cycle k = current integrator gain 
2. Application 
To implement the Master/Slave algorithm as efficiently as possible, much of the 
previous control code and interrupt structure was retained. Much of the code was 
written by Mr. Roger Cooley, an engineer for NSWC in Annapolis MD, with 
modifications made at Naval Postgraduate School to allow testing on the 20 kW units in 
the Power Systems Laboratory. Figure 4-4 documents the program flow for controlling 
two (2) buck choppers.[Ref. 3] The two bucks are controlled by the phase interrupts 
routed through PLD A and PLD B. The interrupts occur 180 degrees out of phase, or 
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every 25 msec, allowing the Universal Controller to monitor and control one (1) buck 
chopper at a time. 
PLD A interrupt 
L A wait for interrupt L PLD B interrupt routine routine 
11 11 
sampte voltages sample volt.lillges 
and currents. lo;.d ,.. mode10 ~ and currents. k)ad previous Vd2[n-1] previous Vd1[n-1] 
and Vdint2[n-1] and Vdint1[n-1] 
11 11 Jl 
f--call 
.... 
calculate duty call CALL mode10 
cycle CALLmode10 
r+tum ret~ 
J1 11 11 
load duty cycle load duty cycle Into CIT3's 
'---
check duty clycle I-- into Crr2's counter(2) for proper IOiInge 
register counter(2) register 
J L 11 
store Vd2[n] and store Vd1(n) and 
Vdint2[n] retum from interrupt -+- Vdint1[n] 
dear interrupt clear interrupt 
Figure 4-4 Program Flow for Dual Buck Chopper Operation [Ref. 3] 
The actual designation of which buck would be the Master and which would be 
the Slave is purely arbitrary. Interrupt subroutine 0 was modified to control the Slave 
and interrupt subroutine 1 was modified for the Master. The actual encoding of the 
algorithm, the integration etc., was performed as it was in Reference 3. The program 
flow was changed as illustrated in by Figure 4-5. 
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CALL mode10 update Slave duty 
return 




load Master duty load Slave duty 
cycle into CfT3's check duty clycle 
counter(2) i- for proper range cycle into CfT2's 
register counter(2) register 
... ? ... ? 
store Vd2[n] and store terms 
return from interrupt .- needed for future Vdint2[n] integration 
clear interrupt 
clear interrupt 
Figure 4-5 Master/Slave Modified Program Flow 
3. Findings 
The Master/Slave control algorithm performed satisfactorily on the 20 kW buck 
chopper units in the Power Systems Laboratory, Room 100A in Bullard HalL 
However, when tested on the 100 kW units at NSWC a problem was discovered. It was 
found that a circulating current due to the 180 degree phase shift was running from one 
buck to the other and was causing an error in the current readings measured during the 
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two (2) different phase interrupt subroutines. As the total load current increased, this 
differential current also increased and disrupted the proper current sharing desired by the 
two (2) units. Mr. Roger Cooley changed the program to read all values and perform all 
duty cycle calculations for both the Master and the Slave buck choppers during one phase 
interrupt. This "zero phase difference" design and code improved the performance of the 
Master/Slave algorithm. This code is also listed in Appendix B. 
Thus far, all the programs for the control algorithms run by the Universal 
Controller have been written in assembly language. These programs are quite lengthy 
and complex. A high-level language, such as C, would increase readability of the code 
and reduce the time required for other researchers to understand the program operation. 
The next phase of this research dealt with investigating the use of C language programs 
for the Universal Controller. 
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v. C PROGRAMMING ISSUES 
A. INTRODUCTION 
There are two primary reasons that the C programming language was chosen to 
implement the control algorithms for the Universal Controller. First, the C language, 
being a high-level language, is more compact and more readable than assembly language. 
Closed-loop control algorithms with PI controllers use equations that involve relatively 
complex_ mathematical computations. The assembly code used to implement these 
equations is also complex and oftentimes difficult to decipher. Several lines of assembly 
code are required to do mathematical operations performed by a single line of C code. 
The second reason to use C was a matter of convenience. 
An ANSI C compiler is supplied with the TMS320C30 microprocessor. This is a 
full-featured optimizing compiler that translates ANSI C programs into assembly 
language source code. [Ref. 9] The compiler allows for the interlacing of assembly 
language instructions into C code and also allows assembly modules to call C modules 
and vice versa. Implementing C code was going to be done in steps in order to provide a 
measure of testability on existing systems. 
The current assembly code is quite extensive. To prevent 'reinventing the wheel,' 
the plan was to write only the control algorithm for the buck chopper in C code, leaving 
as much of the remaining code intact as possible. This would save a significant amount 
of time in coding because the majority of the existing program used for initializing the 
system could be used as an assembly module that called the control algorithm in C. The 
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new C code control algorithm could be compared to the already tested assembly 
language one (the buck chopper closed-loop control algorithm in Reference 3) to ensure 
operability and yet provide the flexibility desired for future modifications. Then, once 
the code was tested and working on the buck chopper system in the Power Systems Lab, 
the closed-loop algorithm for the ARCP inverter would be written in C. When 
completed, it would be inserted into the existing program that runs the inverter in open-
loop mode. This approach would avoid the need to write complicated assembly code for 
the ARCP closed-loop algorithm and provide a readable, modifiable closed-loop 
algorithm. To write C modules that could 'talk' to the existing assembly code, several 
requirements had to be met. 
B. C INTERFACE REQUIREMENTS 
The TMS320C30 supports interlacing assembly language and C code with its 
onboard C compiler. It facilitates the writing of modules both in C and assembly 
language, compiling them both in a single step, and linking them together to form one 
executable object code. The two types of code will work together as long as some very 
specific rules are followed. These rules are outlined in Reference 9 (pages 4-10 through 4-
25) and deal with variable naming and module calling conventions as well as proper 
register usage and parameter passing schemes used by the C compiler. 
A~sembly code modules can call C modules as long as the variables used by the C 
compiler are prefaced with an underscore U in the assembly code. For example, a 
variable used by C code called new count needs to be listed as _ newcount in the assembly 
language code and defined in the .dss section of the source code. This rule applies to all 
constants, variables, and module names called by the C code. This is because the C 
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compiler automatically prefaces all variable names called by a C function with an 
underscore U, so for the two codes to work together, this convention must be followed. 
This naming convention was easily complied with by simply changing variable 
names in the assembly code. H any of the variables were overlooked, it became evident 
during the linking process when "unknown variable" errors surfaced. Further editing 
then allowed for error-free compiling and linking. The second requirement for 
interfacing code, the register usage/variable passing convention, proved more difficult to 
implement. 
C. PROBLEMS WITH IMPLEMENTATION IN EXISTING CODE 
In order for C code modules and assembly modules to communicate, strict 
register conventions must be followed [Ref. 9]. Table 5-1 summariies the C compiler's 
register use and preservation conventions. 
Register Use bv Compiler Preserved by Call 
RO Scalar Return Values No 
R1-R3 Integer and Floating Point No 
Expressions 
R4-R5 Integer Register Variables Yes 
R6-R7 Floating Point Register Yes 
Variables 
ARO-AR2 Pointer Expressions No 
AR3 Frame Pointer Yes 
AR4-AR7 Pointer Register Variables Yes 
IRO-IR1 Extended Frame Offsets No 
SP Stack Pointer Yes 
RC,RS,RE Block Copy No 
Table 5-1 RegIster Use and PreservatIon Conventions [Ref. 9]] 
This table shows the convention that must be followed when interfacing assembly 
language modules into C code. According to Reference 9, the called function is 
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responsible for preserving the contents of any used registers. In other words, when C 
code calls an assembly language function, the called assembly language function is 
responsible for saving and restoring any registers it modifies. Reference 9 further states 
that the C compiler must be free to modify registers as needed to accomplish program 
requirements which means that the compiler will choose which registers to save and 
restore based on Table 5-1. This issue is at the heart of the programming dilemma. 
Instead of inserting assembly functions into C code, the previously stated 
programming plan intended to insert C code functions into an existing assembly 
language- program. The problem this created is explained shortly. To further aggravate 
the situation, the register convention of the assembly code does NOT follow that stated 
by Reference 9. For example, C code uses AR3 as the frame pointer for the program 
code, but AR3 is used as a pointer to scratch pad memory and not the current working 
frame in the assembly code. Also, the assembly code uses general registers RO-R7 for all 
types of uses not just those specified by Table 5-1. 
The problems created by inserting C code into assembly language programs that 
do not follow the stated register convention stem from the fact that the C programming 
language was designed to operate independently of system architecture. [Ref. 12] The 
compiler chooses which registers to assign values to, often based on some type of least 
cost algorithm. The compiler's algorithm decides which registers to save and restore at 
the time the program is compiled. The C language does not have provisions for 
mandating which registers are stored and which are not. This means that the calling 
assembly program would know which registers the C module would save and restore 
based on Table 5-1 but not which registers the C module would use or modify. 
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The first attempt at calling a C function from the assembly code failed because of 
this problem. Running the program on the TMS320C30 simulator showed an extensive 
amount of data that the assembly code was storing in registers for later use was being 
over written by the C code. To try and work around this register saving problem, the 
code was modified so that the calling assembly function saved all the registers before 
calling the C module and restored them after the return from the C module. This 
created a problem with the passing of variables from assembly to C and back again. 
When all the registers were saved and restored each time a C module was called, 
the parameter passing ability from assembly to C was lost. In order for the C code to use 
any values with which to make any calculations, the values first had to be saved in 
memory locations accessible to the C module, upon which they could then be modified 
by the C code, and finally saved back in memory prior to returning to the assembly 
code. This complex scheme of saving all parameters in memory, then saving all registers 
on the stack prior to calling C code, then restoring all registers from the stack, and finally 
changing those values modified in memory proved more complex than just using the 
original assembly code. When this code was run on the simulator, data was still being 
lost due to a memory issue caused by the hardware. 
Some of the values needed by the C code had to be read from the AID converters 
on the Universal Controller. As stated earlier, these AID converters have memory 
locations assigned to them and conversions are initiated by reading these locations. 
However, the memory map used by the TMS320C30 and therefore used by the compiler 
identified these locations as illegal memory locations and would not allow C memory 
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pointers to be assigned to them. In order to initiate conversions of the required input 
data, the microprocessor had to be forced to read these locations with assembly code. 
After several weeks of trying to work around the register saving problem and the 
variable passing problem, it was decided to abandon the C code. The final program 
written in assembly language that called C modules ended up longer and more complex 
than the original assembly code. The final program still lost register information that 
prevented it from running properly when switching from assembly code to the C 
environment and back again. It was decided the assembly language program would have 
to be rewritten to allow the interface with C code modules. Extensive changes in the use 
of the registers by the assembly code would have to be made. The time required to do 
this proved too great for this thesis research. 
Another option would be to write the entire program in C. This would require 
extensive research of the TMS320C30's online C run-time libraries and a thorough 
understanding of the C programming language. Then C modules could be written to 
initialize the microprocessor, provide the required interrupt structure, and initialize the 
Universal Controller counter/timers as needed for control algorithm implementation. 
This also proved too time consuming for this research effort. The decision was made to 
implement the closed-loop ARCP inverter algorithm in assembly language 
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VI. ARCP CONTROL 
A. BASIC ARCP INVERTER OPERATION 
The topology and operation of an Auxiliary Resonant Commutated Pole (ARCP) 
inverter is described in Reference 13. An operational unit was designed by individuals at 
the Applied Research Laboratory, Penn State University and delivered to the Power 
Systems Laboratory at NPS. It is designed to convert DC voltage into three-phase (3~) 
AC usin~ auxiliary semiconductor devices to implement soft switching. Below is a 
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Figure 6-1 ARCP Inverter Circuit Block Diagram [Ref. 14] 
The inverter has two primary switches and two auxiliary switches for each phase. The 
inverter operates by applying a changing control signal to the gates of these electronic 
switches. Each phase has two main drive circuits and two auxiliary switch drive circuits. 
Control signals from the Universal Controller act as inputs to the main drive circuits via 
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optical links. An inner control loop on each phase senses the direction of current flow 
and controls the operation of the auxiliary switches. [Ref. 13] During half the cycle, the 
pump drive circuit turns on the lower auxiliary switch and the inverter sources current. 
During the other half cycle, the sink pump circuit is operating the upper auxiliary switch 
and the inverter is a current sink. Onboard controls, which may be overridden, dictate 
the firing of the auxiliary devices. If the auxiliary device controls are not overridden, 
control of the unit can be accomplished by merely controlling the signal sent to the six 
(6) main electronic switches and will be discussed below. 
B. OPEN-LOOP CONTROL 
The open-loop control program provided by NSWC initializes the Universal 
Controller's counter/timers the same way it did for the buck choppers only with 120 
degree displacement between phases. This phase difference is created in part by offsetting 
the phase interrupts that are used to calculate the control signal duty cycles. The code 
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The switching period count is calculated from the switching frequency entered from the 
host PC and loaded into one of the switching frequency timers. This same count is then 
loaded into the next phase counter after being delayed by 2/3 of the period and into the 
last counter after another similar delay. This ultimately produces a 120 degree difference 
between phase interrupts. 
The duty cycle count for the primary switches is based on sine/triangle pulse-
width-modulation (PWM). In PWM, a sine wave at the desired output frequency of the 
inverter is superimposed on a fixed-amplitude triangular wave at the desired switching 
frequency of the inverter. Each phase will have a similar sinusoidal control signal with 
the respective signals 120 degrees out of phase. When the sine wave is greater than the 
triangle waveform, the upper switch for the given inverter leg is gated. When the sine 
wave is less than the triangle waveform, the lower switch is gated. This creates a voltage 
across the lower switch as illustrated in Figure 6-3. The pattern basically may be viewed 
as a varying duty cycle applied to the devices in the inverter leg. The amplitude of the 
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sinusoidal control signal directly dictates the amplitude of the resulting phase voltage. 
Again, the switching period of the control signal is determined by the switching 






~ - - ~ :-- r-




Figure 6-3 Sine/Triangle Pulse-Width Modulation [Ref. 2] 
Figure 6-3 shows that as the amplitude of the sine wave approaches its maximum 
value, the duty cycle of the primary switch approaches its maximum. When the sine 
wave is at a zero value, the duty cycle is at 50% and decreases to a minimum at the 
maximum negative value of the sine wave. Equation (6-1) shows the assembly language 
formula that actually implements this type of modulation and calculates the duty count. 
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where 
dutycount = tms _ tb * R7 + tms _ ta 
R7 = value read from a sine-wave lookup table 
tms _ta = sweep period/2 
tms_tb = {sweep 'period - 2*(dead time)}/2. 
(6-1) 
Using ta and tb in this manner has the affect of shifting the sine wave output up so the 
minimum is at or near zero. This is required for implementation because it is impossible 
to load a negative count or have a negative duty cycle. Dead time is used to ensure 
proper switch operation. Dead time usually refers to the time between turning the top 
switch off and the lower switch on. Both switches conducting at the same time would 
cause catastrophic failure of the unit. The ARCP inverter used in this research has 
circuitry onboard that controls this situation. The dead time referred to in tms _tb is used 
to prevent the duty cycle limits of 5% to 95% from being exceeded. Sine theta is 
determined by the use of a look-up table loaded into scratch pad memory and by using 
the circular addressing mode of the microprocessor. A detailed explanation of circular 
addressing can be found in Reference 8. Below is an example of an instruction that uses 
circular addressing. 
LDF ... * AR7 + + (IR1)%,R7 
Basically, an auxiliary register is used as a pointer to the look-up table and an 
index register is used as a step size index. The step size tells the pointer how far to step 
or index after reading the current value of the table. In this case, the value of the sine 
table that pointer AR7 is pointing to is loaded into R7 then the pointer is indexed by the 
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amount in IR1. If the end of the table is reached, the pointer circles around and starts at 
the beginning of the table again. 
The three phases are kept 120 degrees apart by using three (3) different pointers, 
one for each phase, and a double circular addressing scheme for the Phase B and C 
pointers that keeps them tied 120 degrees out of phase with the Phase A pointer. Below 
is the code for the double circular addressing scheme used for one of the Phase B or C 
interrupts. The only difference between the Phase B and Phase C scheme is the value of 
IR1. For Phase B it is equivalent to 120 degree displacement and for Phase C it provides 




Recall from above that AR7 is the Phase A pointer to the sine table. The first 
line of code copies this pointer to AR6 so that when indexing is done, AR7 is not 
changed. AR7 should only increment during the Phase A interrupt. Line one of the 
code prevents AR7 from indexing during the Phase B or Phase C interrupt. The next 
line is a regular circular addressing instruction. It loads R7 with the value pointed to by 
AR6 which in this case equals the current Phase A sine value. AR6 is then incremented 
the appropriate 120 or 240 degrees. The circular addressing instruction is then used again 
to load the desired sine table value with the proper phase displacement into R7 for use in 
Equation 6-1. This double circular scheme is what allows the duty count for each of the 
three phases to be calculated during different interrupt subroutines in the program yet 
remain exactly 120 degrees apart. 
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Finally, using Equation 6-1, the new duty count is calculated for each phase and 
loaded in the corresponding counter/timers. This produces the required modulation 
signal which is then exported to the primary switches providing open-loop operation. 
Further details about open-loop operation of the ARCP can be found in Chapter 5 of 
Reference 3. The next step was to close the loop on the control algorithm. 
c. CLOSED-LOOP CONTROL 
1. Theory 
Closed-loop control, as mentioned earlier, is a method of controlling a system 
that uses a portion of the output fed back to modify system operation. This is done to 
reduce or eliminate transients and steady state inaccuracies caused by a changing load or 
changing inputs. Closed-loop control can be accomplished by using either a current 
control mode or a voltage control mode. The current control mode was selected in this 
case because the ARCP inverter already has sensors in place that provide scaled 
measurements of the system currents. The current control mode allows the inherent 
limiting of the current flowing through the semiconductor switches. 
Control signals for the ARCP inverter can be established by regulating either 
stationary reference frame quantities or synchronous reference frame quantities. As 
discussed in Reference 2, using commanded quantities in the synchronous reference 
frame are preferred over the stationary reference frame because the steady-state 
commanded values are DC levels in the synchronous reference frame. In other words, 
when operating in the synchronous reference frame and in a steady state (no 
perturbations present), the error term produced by a PI controller will be zero. The 
annotation for the control algorithm is shown in Table 6-1. 
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Superscript's' stationary reference frame quantities 
Superscript 'e' synchronous reference frame quantities 
Subscripts 'abc' actual phase quantities 
Subscripts 'qd' transformed quantities 
Superscript '*' commanded or reference quantity 
Table 6-1 Closed-Loop Control Algorithm Annotation 
The first step of closed-loop control was to sample two (2) phase currents, ia and 
ib • This.will exploit the fact that for a three-wire wye-connected AC load, the sum of 
the three instantaneous phase currents is zero. The two (2) phase currents were then 
transformed into the synchronous reference frame. To make this transformation easier 
to follow, it was performed in steps. First, the measured quantities were transformed 
into the stationary reference frame using the following diffeomorphic relationship: 
(6-2) 
Once·in the stationary reference frame, the following transformation is applied, 
placing the quantities into the synchronous reference frame. 
[i; [n]l = [COS( BJn]) - sin( BJn ])][i: [n]l i;[n]J sin(BJn]) cos(BJn]) i;[n]J (6-3) 
Here, Be is the electrical angle of the measured quantities. The values of sin{ Be) 
and cos( Be) are found using the sine look-up table described in the previous section. As 
mentioned then, a pointer was set for the sine and double circular addressing was used 
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for the cosine as before. Once i; and i; are calculated, they are compared to 
commanded values entered from the host PC, i;· and i;·. This produced iqq and idd as 
shown by Equation (6-4) and (6-5). 
The values iq,q and id,d are next applied to a PI controller to calculate control 
voltages, Vq~Pl and VJ.Pl. The PI controller equations are given as follows: 
The control voltages are now inverse transformed to the stationary reference 
frame using the following: 
These stationary reference frame control voltages, Vq~Pl and V;Pl ,are then 
converted to the three different phase control voltages or 'abc' quantities. 
Va,PI = V:,PI 
V = _1. vs _ J3 V S 
b,PI 2 q,PI 2 d,PI 
Vc,PI = -Va,PI - Vb,PI 
Finally, the phase control voltages are used to calculate the new duty counts 










calculating duty count are listed below. This is the same method used in the open-loop 
operation (Equation 6-1) except the phase control voltages are used in place of tb. The 
new duty counts are then loaded into the appropriate counter/timers to produce the 
control signals sent to the ARCP inverter. 
2. Application 
dutycounta = Va,PI * sinB+ tms_ta 
dutycounth = Vb,PI * sinB+ tms_ta 
dutycount c = Vc,PI * sin e + tms _ ta 
The code used to implement the closed-loop control algorithm is enclosed as 




applications were used in this code. The same trapezoidal integration scheme was used 
for calculating the integrals needed by the PI controller and circular addressing with a 
sine wave look-up table was used for angle calculations. One important difference to 
note is that only one interrupt was needed for closed-loop control instead of the three 
used for open-loop operation. This involved making a slight change to the interrupt 
structure. Interrupt Subroutines 1 and 2 were completely eliminated so as to not disrupt 
operation of the now longer Interrupt Subroutine o. The 120 degree difference between 
phases is maintained by sampling the currents of two phases and then using those two 
samples to calculate what all three duty counts should be when separated by the proper 
phase difference. The ARCP code, in its entirety, is enclosed as Appendix C. 
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VII. CONCLUSIONS 
A. SUMMARY OF RESEARCH WORK 
The PEBB Universal Controller is a digital controller designed to handle the 
extensive II 0 requirements needed to implement closed-loop control of buck chopper 
converters and ARCP inverters. It provides great flexibility and is a valuable tool in the 
Navy's efforts to implement a DC ZEDS scheme. The focus of this research was to 
expand t~e operational capabilities of the buck chopper converter control algorithm and 
to implement closed-loop control of the ARCP inverter. 
In Chapter II, the PEBB Universal Controller operation and architecture were 
investigated. The exceptional I/O capability of the Universal Controller was discussed as 
was the architecture of the CPU board. Basic program operation was outlined in order 
to set the stage for subsequent modifications. The Texas Instrument TMS320C30 
microprocessor was discussed in Chapter ID. The architecture, powerful instruction set, 
and paralleling hardware give the microprocessor exceptional speed and the ability to 
handle the tasking of the Universal Controller. Some of this tasking was covered in 
Chapter IV. NSWC personnel specified additional software features that had to be 
incorporated in the assembly language program governing the operation of the buck 
choppers. In Chapter IV the over-current, under-voltage, and over-temperature 
protection schemes were introduced and added to the control code. This chapter also 
covered modifications needed to provide for Local/Remote switch operation as well as 
encoding a Master/Slave paralleling algorithm. Improving the readability of the control 
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algorithms was addressed in Chapter V together with assessing the possibility of using C 
code. The several problems that were associated with trying to inject C modules into the 
assembly code were discussed. Finally, Chapter VI covered the control of the ARCP 
inverter. Basic open-loop operation was discussed and one closed-loop control algorithm 
was described and encoded .. 
B. NOTABLE CONCLUSIONS 
The Universal Controller is very flexible. Modifications to the control 
algorithms can be made but the assembly language program is quite lengthy and 
complex: With no user's manual and little documentation available, a significant amount 
of time is required to understand the code well enough to make changes to the control 
algorithms. C code algorithms would be easier to read and modify but extensive rework 
of the existing program would be required to allow the interlacing of C code modules 
with the assembly code. Closed-loop control of the ARCP is achievable with the 
Universal Controller allowing fast, accurate response to system perturbations. 
C. RECOMMENDATIONS FOR FUTURE WORK 
Further work in the area of paralleling buck choppers is needed. The problems 
associated with the original 'droop method' and the differential cross current in the 
Master/Slave algorithm leave the door open for the development of an algorithm that 
would allow control of multiple bucks in parallel yet be able to ensure proper load 
sharing. Possible areas of investigation include current share wire or frequency injection 
controlling. 
Research needs to be done to refine the closed-loop ARCP inverter algorithm 
including the possible move to a more specialized control card or even a commercial 
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control card that may not be as I/O capable or flexible as the Universal Controller but 
may allow different programming schemes. Another possibility would be to develop a 
new control program scheme that is not interrupt driven and that can be implemented in 
C, C+ +, visual C+ + or some other high-level language or even possibly completely 
rewriting the existing program in C. 
The U.s. Navy is looking for ways to save money and at the same time upgrade 
operational capabilities. DC ZEDS research is one way of meeting these goals. The 
flexibility of the Universal Controller makes it a key component in the DC ZEDS 
system and one worthy of further research and development. 
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APPENDIX A. SOFTWARE ACCESS AND DOS COMMANDS 
A. PROGRAM DEVELOPMENT SOFTWARE TOOLS 
In addition to the assembly programs discussed in this thesis, several software 
programs are required for implementation of this research. Appendix C of Reference 3 
contains a detailed description of several support programs and their use. The 
programs are stored on PCPWR7 in Bullard Hall Room 114 and are installed in 
various computers throughout the Power Systems Laboratory. Reference 3 outlines 
how to install and use the Host PC software and how to install or "burn" code on the 
EPROMS used by the Universal Controller: The Host PC software is written in 
C+ + and designed for use in a Windows 3.1 operating environment. The software 
required to install code on the Universal Controller's EPROMs is loaded on 
PCPWR8, also located in Bullard Hall Room 114. This is a DOS-based system. Batch 
files control much of the software on this system; therefore, a working knowledge of 
DOS commands and batch files is required. This Appendix assumes the reader has a 
basic knowledge of computers and the use of Windows but that the reader has had 
little exposure to DOS. 
B. DOS COMMANDS 
DOS is the precursor to Windows as an operating system for computers. 
Unlike Windows with its graphical user interface, DOS relies on a series of commands 




The "C:" refers to which drive is the current working drive and the backslash 
(\) with no other directories after it indicates that the computer is working in the root 
directory. The "C:" drive is usually the computer's hard drive or primary memory 
storage. Commands, usually letters or short words typed from a keyboard, directly 
after the command prompt direct the computer's operations. For the purposes of this 
Appendix, the command prompt is shown with each command discussed. Commands 
entered by the user are in boldface, and are directly related to using the support . 
progranis required for this thesis. 
After applying power to the computer (PCPWR8), the system "boots-up" and 
the command prompt appears on the screen. To obtain a listing of directories present 
on the C: drive, type dir and press enter. 
C:\>dir 
The screen will scroll through a listing of all files and sub-directories located in 
the root directory. On PCPWR8, the list is too long to fit on the screen. To view the 
list one page at a time, type: 
C:\>dir /p 
This will display the entire listing one page at a time. The files consist of a 
filename followed by an extension. For example, on the file npsbuck.asm, npsbuck is 
the filename and .asm is the extension. DOS filenames are limited to eight (8) 
characters and can be either upper of lower case (DOS is not case sensitive). 
Extensions are used to define the file type. Table A-llists the DOS extensions most 












output file produced by converting an 
object file into the format needed to 
ro ram EPROMS 
command file used to link format 
information to the assembly code for 
inclusion in the ob' ect code 
batch file of executable instructions 
sub-directo 
Table A-I DOS Extensions 
Assembly language code that is to be assembled must have the filename 
Ion .asm and C language code that is to be compliled must have the filename 
Ion .c. This code may be written using any text editor the user is familiar with 
as Ion g as it is saved with the proper extension. As described in Reference 3, the C 
compI ler and the Assembly language assembler are loaded on PCPWR8 in the 
DSPT OOLS sub-directory on drive C. To switch computer operation to this sub-
direct orytype: 
C:\>cd dsptools 
The command "cd" stands for change directory and the command prompt will 
change to indicate the new working directory. 
C:\DSPTOOLS> 
The user is now ready to run the batch file, npsbuck.bat, as described in 
Refere nce 3. 
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C. BATCH FILES 
Batch files are files that consist of a series of executable DOS commands. To 
run a batch file, the user simply needs to type the name of the file. For example, to 
run the batch file that assembles the file npsbuck.asm, the user must type: 
C:\DSPTOOLS> npsbuck 
As outlined in Reference 3 Appendix C, the input filename is required to be 
npsbuck.asm. A listing of the actual batch file explains why this is the case. To view 
the batch file, the following command is entered at the command prompt: 
C:\DSPTOOLS > type npsbuck.bat 
The batch file will then be displayed on the screen 
asm30 npsbuck.asm -s -1 -q 
Ink30 npsbuck.obj npsbuck.cmd 
hex30 -I npsbuck 
The first command assembles the file named npsbuck.asm. The letters after the 
filename are different options available with the assembler and are defined in Reference 
8. For instance, the -1 tells the assembler to create a listing file and the -q suppresses the 
banner and all progress information during assembly [Ref. 8]. The second command 
links the object file produced by the assembler with the command file named 
npsbuck.cmd. The final command converts the object code into the proper hex format 
necessary to program an EPROM. The specifics of each instruction and their various 
options are described in Reference 8. 
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Batch files are very versatile. They can be written to perform a myriad of 
functions. To edit a batch file, use the DOS command edit. The following is typed at 
the command prompt 
C:\DSPTOOLS> edit npsbuck.bat 
An onscreen editor will appear with the contents ofthe batch file displayed. 
The file may now be changed as desired. The arrow keys on the keyboard will move 
the cursor. Any command that is present may be changed or any executable DOS 
command can be added to or deleted from the file. For instance, npsbuck.asm, located 
in the first line of the batch file, could be changed to a different filename thus allowing 
different assembly language files to be assembled. 
During the course of this research, it became helpful to write program code on 
a different computer, save the file on a floppy disk, and assemble the code as discussed 
in Reference 3. In DOS, the "a:" drive is usually the floppy disk drive. To access this 
drive, the command "a:" is used. This command can be used in conjunction with other 
commands to add flexibility to the batch file. For instance, if line one of npsbuck.bat 
is changed to read: 
asm30 a:npsbuck.asm -c -1 -q 
The assembler will now assemble the program npsbuck.asm that is located on 
the floppy disk in the a: drive. Another example using the "a:" command is to add the 
line: 
copy npsbuck.out a: 
to the bottom of the batch file npsbuck. bat. This would copy the output file created 
by the assembler/linker to the floppy disk located in drive a:. 
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The "a:" command can be used outside of a batch file as well. 
C:\DSPTOOLS > copy a:npsbuck.asm 
This command will copy the file named npsbuck.asm from the floppy disk in 
drive a: to the current working sub-directory, dsptools. 
Knowledge of DOS is invaluable for performing research involving the 
Universal Controller. The most helpful commands have been discussed in this 
Appendix. A more thorough explanation of the workings of DOS and DOS 
commands is contained in Reference 17, an MSDOS 6 User's Guide. 
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NPS POWER LAB 
TMS320C30 SSCM CONTROL CODE 
BY RON HANSON 
MODIFIED FOR PARALLEL OPERATION 
BY BOB ASHTON NPS (Theoretical) 
ROGER COOLEY NSWC (Coding) 
Single Interupt, Zero phase difference 
OVER-CURRENT, UNDER-VOLTAGE, OVER-TEMP 
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;----------------------------------------- EPROM Config 
.global reset 
.global intO,intl ,int2,int3 
.global tintO 
.global isrO,isrl ,isr2,isr3 
.global timeO 
;----------------------------------------- END EPROM 
.global SIN,FPINV,FDIV,divi 
* 
,-------_ ...... -- ... __ ... __ ............... - ... _------------------------------------
A2Dfltr .macro SRC, MSB 
! Takes two 12bit values in: 
bO .. bll (LSB) and 
b16 .. 27 (MSB) 
! of the SRC and converts the two values into 32bit integer format 
! Storing the LSB integer in the SRC register and 
! Storing the MSB integer in the MSB register 
! --------------------------
! The arguments should be Registers 
! --------------------------
LDI SRC, MSB 
LSH 04H,MSB 
ASH -14H, MSB 
FLOATMSB 
LSH 14H, SRC 
ASH -14H, SRC 
FLOATSRC 
.endm 












LDI O,DP ;==(EPROM)== Point the DP register to page 0 
;=(Boot)LDI 08H,DP ;=(Boot)== Init DP register 
LDI OOH,ST ; Clear and enable cache, and disable OVM (1800h) 
LDI OOOOH,IE ; Clear aU interrupts 
LDI @ctrl,ARO ; Load peripheral bus memory-mapped reg 
LDI @xbus,RO 
STI RO, *+ARO(60H) ; Init expansion bus control reg 
LDI @Pbus,RO 
STI RO,*+ARO(64H) ; Init primary bus control reg 
LDI @stck,SP ; Initialize the stack pointer 
CALL init_ ct ; Init counter/timer 




LDI @ctyort,ARO ; Pointer for counter/timer control register 
LDI @reset_out,RO 
STI RO, * ARO ; Disable aU output 
LDI @ctrl,ARO 
LDI @blkl,AR3 ; Sratch pad memory area 
LDI @dp_mem,AR4 ; Top of dual port memory 
LDI @blkO,ARS ; Sratch pad memory area 
LDI @sram,AR7 ; Top of the look up table 
LDI @dp_cint,IRO ; Clear dual port memory interrupt 
LDI *+AR4(1RO),RO ; 
LDI OOOH,RO ; Clear sram memory 
RPTS 2047 
STI RO,*AR4++(l) 
LDI @dp_mem,AR4 ; Top of dual port memory 
LDI OOOOH,IF ; Clear aU flags 
LDI 0200H,IE ; Enable interrupt 9 (internal timer 1) (LIR_sw) 








* Initialize counter/timer 
* 
init_ct: LDI @ctyort,ARO ; Pointer for counter/timer control register 
LDI OOffH,RO 
STI RO, * ARO ; Disable aU counter/timer output 
LDI @ct_swfreg,ARO ; Pointer for switching frequency timer 1 
LDI 0034H,RO ; Mode 2 (rate generator), 00110100B 
STI RO,*+ARO(3) 
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LDI 0074H,RO ; 01110100B 
STI RO,*+ARO(3) 
LDI OOb4H,RO ; 10110100B 
STI RO,*+ARO(3) ; 
LDI @ct--'phasea,ARO ; Pointer for phase a counter 
LDI 0012H,RO ; Mode 1 (hardware retriggerable one-shoot),000100IOB 
STI RO,*+ARO(3) 
LDI 0052H,RO ; Mode 1, RlW LSB, 01010010B 
STI RO,*+ARO(3) 
LDI 00b2H,RO ; Mode 1, RIW LSB & MSB, 1011001 OB 
STI RO, *+ARO(3) ; 
LDI @ct--'phaseb,ARO ; Pointer for phase b counter 
LDI 0012H,RO ; Mode 1 (hardware retriggerable), RIW LSB, 00010010B 
STI RO,*+ARO(3) 
LDI 0052H,RO ; Mode 1, RIW LSB, 01010010B 
STI RO, *+ARO(3) 
LDI 00b2H,RO ; Mode 1, RlW LSB & MSB, 101100 lOB 
STI RO, *+ARO(3) 
LDI @ct--'phasec,ARO ; Pointer for phase c counter 
LDI 0012H,RO ; Mode 1 (hardware retriggerable), RIW LSB, 00010010B 
STI RO,*+ARO(3) , 
LDI 0052H,RO ; Mode 1, RIW LSB, 01010010B 
STI RO, *+ARO(3) 
LDI 00b2H,RO ; Mode 1, RIW LSB & MSB, 1011001 OB 
STI RO, *+ARO(3) 
LDI @ctrl,ARO ; Pointer for counter/timer control register (LIR_sw) 
LDI @timlprd,RO ; load internal timer! period (LIR_sw) 
STI RO,*+ARO(38H) ; (LIR_sw) 
LDI @timlctl,RO ; inittimerl (LIR_sw) 
STI RO,*+ARO(30H) ; (LIR_sw) 
RETS 
* 
init_values: LDI @oaci,*+AR3(tms_oaci) ;load all front panel values for LIR_sw 
LDI @acv,*+AR3(tms_acv) ;(LIR_sw) 
LDI @bdly,*+AR3(tms_bdly) ;(LIR_sw) 
LDI @btime,*+AR3(tms_btime) ;(LIR_sw) 
LDI @dci,*+AR3(tms_dci) ;(LIR_sw) 
LDI @odci,*+AR3(tms_odci) ;(LIR_sw) 
LDI @Vref,*+AR3(tms_Vref) ;(LIR_sw) 
LDI @dt,*+AR3(tms_dt) ;(LIR_sw) 
LDI @of,*+AR3(tms_of) ;(LIR_sw) 
LDI @swf,*+AR3(tms_swf) ;(LIR_sw) 
LDI @aci,*+AR3(tms_aci) ;(LIR_sw) 
LDI @blk,*+AR3(tms_blk) ;(LIR_sw) 
LDI @acs,*+AR3(tms_acs) ;(LIR_sw) 
LDI@dcs,*+AR3(tms_dcs) ;(LIR_sw) 
LDI @step,*+AR3(tms_step) ;(LIR_sw) 




LDI @bi,*+AR3(tms_bi) ;(LIR_sw) 
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LDI @L_Ryosit,*+AR3(L_Ryosit) ;need to init switch posit O=remote 
LDI @command,*+AR3(command) ;(LIR_sw) 
LDI @mode,*+AR#(tms_mode) ;(LIR_sw) 
RETS 
********read_cmd modified for LIR_sw operation 
read_cmd: LDI *+AR3(L_Ryosit),RO ;read switch posit (LIR_sw) 
CMPI OOOOH,RO ;see ifin remote(LIR_sw) 
BEQ ck _ cmd ;if in remote, go to ck _ cmd(LIR _ sw) 
LDI *+AR3(command),RO ;ifin local, load command 10 (LIR_sw) 
addr: LDI @cmd_ad,RI ;pointer for command address(LIR_sw) 
ADDI RI,RO ;(LIR_sw) 
BNZ RO ;(LIR_sw) 
stopinit: RETS ;(LIR_sw) 
; Check command from the PC (LIR_sw) 
; Clear all other bits(LIR _ sw) 
;(LIR_sw) 
ck_cmd: LDI *+AR4(l),RO 
AND OOFFH,RO 
-CMPI 0 lEH,RO 
BHS stopinit ; Ignore command if command >= 30(LIR _ sw) 
;(LIR_sw) BR addr 
********************************** 































; Test Mode 
; AC to DC control 
; Motor Control- Forward 
; Motor Control - Reverse 
; Actuator Control - Open 
; Actuator Control - Close 
; Actuator Control - Open 
; Actuator Control - Close 
; DC to DC Boost 
; DC to DC Buck 
; Stepx 
; AC output voltage 
; Boost time 






* Turning off ARCP 
* 
cmdO: LDI 08H,IE ; Disable interrupts 0,1,2 
LDI @ctyort,ARO ; Pointer for counter/timer control register 
LDI @clear_main,RO ; 
STI RO, * ARO ; Disable all output 
STI RO,*+AR3(tms_outputb); 
LDI 030H,RO 




STI RO, * ARO ; Disable all counter/timer output 








LDI @ctyort,ARO ; Pointer for counter/timer control register 
LDI @reset_out,RO 
STI RO, * ARO ; Disable all output 
RETS 
* DC to DC Buck Converter 
* 




; Pointer for counter/timer control register 
LDI 030H,RO 














LDI *+AR3(tms_ Vret),RO; 
FLOATRO 
RND RO 
STF RO,*+AR3(tms_ Vret); 
; Disable all output 
; Disable all counter/timer output 
; Save data in 32-bit format 
; Init switching frequency counters 
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;------------------ *** Calc limit for Voltage error integrator *** 
LDI *+AR3(tms_aci),RI ; 
FLOATRI 
MPYF @en2, RI ; scale input to percent 
MPYF 5.0, RI 
RND RI 
STF RI,*+AR3(tms_aci) 
;------------------ *** Calc limit for Current error integrator *** 
LDI *+AR3(tms_dci),R1 ; 
FLOATRI 








STI RO, *+AR3(stopfreq); 
LDI OOOH,RO 
STI RO,*+AR3(tms_stepx); Startup 
LDI * +AR3(stopfreq),RO; 
FLOATRO 
CALL FPINV 




STF RO,*+AR3(tms_ Vref); 
LDI @ctrl,ARO ; Load peripheral bus memory-mapped reg 
LDI * +AR3(tms_delay),RO; 
MPYI 064H,RO 
STI RO, *+ARO(28H) 
LDI @timOctl,RO 
STI RO,*+ARO(20H) ; Init internal timer 0 













* defme hi, hn, hv and T/2 
* 





; RO = 2*fsw =2*fsamp 
; RO = Tswp/2 
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*************************************************** 
; OverCurrent Trip Code 

























STF RO, *+AR3 (Vdiffa) 
STF RO,*+AR3(Vd_inta) 
STF RO,*+AR3(Vdiffb) 





; ----------> hi 
; Initialize V diff 
; Initialize Vd_int 
; Initialize V diff 
; Initialize Vd_int 
************************************************* 
; OverCurrent Trip Code 
STF RO, *+AR3(io_m_116) ; Initialize io_m_116 
STF RO,*+AR3(io_s_116) ; Initialize io_s_116 
STF RO,*+AR3(trip_m) ; Initialize trip_m 
STF RO,*+AR3(trip_s) ; Initialize trip_s 
************************************************* 
***************************************Pulse by pulse Limit to the DAC 
LDF *+AR3(tms_acscale),RO ; acscale is used as current scalefactor 
CALL FPINV ; Generate scalefactor for DC OC Limit 
LDI *+AR3(tms_odci),RI ; Read in DC OverCurrent Limit 
FLOAT RI 
MPYF RI, RO ; Scale Threshold Limit Value 
RND RO 
FIX RO ; RO = amps_to_counts scalefactor 





; Write CurrentLimit to dac_1 
;write CurrentLimit to dac _2 
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****************************************El'rD 
LDF 0.0, RO 




LDI @ctyort,ARO ; Pointer for counter/timer control register 
LDI 00300H,RO ; 1100000 (disable phase C) 
STI RO, * ARO ; Enable all counter/timer output 
STI RO,*+ARJ(tms_outputb) 
;=*= LDI 010bH,IE ; Enable interrupts 0,1,3,8 






save_setup: LDI tblsize,RC ; Init loop counter 
RPTB save _ dp 
LDI * AR4++(1 ),RO ; Start at the top ofthe dual port memory 
Al'rD OffH,RO ; Mask out all higher bits 
LSH 08H,RO ; Rotate 8 bits to the left 
LDI *AR4++(I),RI ; Get LSB 
Al'rD OffH,R 1 
OR RO,Rl 
save_dp: STI RI,*ARJ++(l) ; Save 32-bit data in internal RAM 
LDI @dp_mem,AR4 ; Reset AR4 
* 
* 
LDI @blkl,ARJ ; Reset ARJ 
LDI *+ARJ(tms_swf),Rl; 
BZ init ; Reset if switching frequency is 0 
LDI @swp_const,RO ; Determine switching period 
CALL divi 
STI RO,*+ARJ(tms_swp); 
**my change to code to have interupt 112 way thru cycle 
* 
* 









STI RO, *+ARJ (tms_ta); 





















STF R2,*+AR3(tms_oaci);----STF R2,*+AR3(tms_ilmin); 
RETS 
init_swctLDI @ct_swfreg,ARO ; Pointer for switching frequency timer 1 
LDI *+AR3(tms_swp),RO; 
LDI *+AR3(tms_swp),Rl; 
STI RO, *+ARO(O) ; Store LSB of counter 0 






STI RO, *+ARO(O) ; Store MSB of counter 0 
STI Rl,*+ARO(l) ; Store MSB of counter 1 
LDI *+AR3(tms_swp_120),R2; 
checkout! :LDI 0040H,RO 
* 
* 
STI RO,*+ARO(3) ; Latch command 
LDI *+ARO(1),RO 






BGT checkout 1 
LDI *+AR3(tms_swp),RO; 
STI RO, *+ARO(2) ; Store LSB of counter 2 
LSH -0008H,RO 
STI RO, *+ARO(2) ; Store MSB of counter 2 
LDI @ct.J)hasea,ARO ; Pointer for phase a counter 
LDI *+AR3(tms_btime),Rl ; 
STI Rl, *+ARO(O) ; Store LSB of counter 0 
LDI *+AR3(tms_bdly),RI ; 
ADDI *+AR3(tms_btime),Rl ; 
STI Rl,*+ARO(1) ; Store LSB of counter 1 
LDI *+AR3(tms_ta),Rl ; 
STI Rl, *+ARO(2) ; Store LSB of counter 2 
LSH -08H,Rl 
STI Rl, *+ ARO(2) ; Store MSB of counter 2 
LDI @ct.J)haseb,ARO ; Pointer for phase b counter 




STI Rl,*+ARO(O) ; Store LSB of counter 0 
LDI *+AR3(tms_bdly),Rl ; 
ADDI *+AR3(tms_btime),Rl ; 
STI Rl,*+ARO(l) ; Store LSB of counter 1 
LDI *+AR3(tms_ta),Rl ; 
STI Rl, *+ARO(2) ; Store LSB of counter 2 
LSH -08H,Rl 
STI Rl, *+ARO(2) ; Store MSB of counter 2 
LDI @ctyhasec,ARO ; Pointer for phase c counter 
LDI *+AR3(tms_btime),Rl ; 
STI Rl, *+ARO(O) ; Store LSB of counter 0 
LDI *+AR3(tms_bdly),Rl ; 
ADDI *+AR3(tms_btime),Rl ; 
STI Rl,*+ARO(l) ; Store LSB of counter 1 
LDI *+AR3(tms_ta),Rl; 
STI Rl, *+ARO(2) ; Store LSB of counter 2 
LSH -08H,Rl 










mode cmd: BR modeO ; Stop 
BR modeO ; Test Mode 
BR modeO ; DC to AC Mode 
BR modeO ; Motor Control Mode - Forward 
BR modeO ; Motor Control Mode - Reverse 
BR modeO ; Actuator Control Mode - Open 
BR modeO ; Actuator Control Mode - Close 
BR modeO ; Linear Actuator Mode - Open 
BR modeO ; Linear Actuator Mode - Close 
BR mode9 ; DC to DC Boost Mode 
BR modelO ; DC to DC Buck Mode 
BR modeO ; Stop 
BR modeO ; Stop 
* 
modeO: LDI 08H,IE ; Disable interrupts 0, 1,2 
LDI @ctyort,ARO ; Pointer for counter/timer control register 
LDI @clear_main,RO ; 
STI RO, * ARO ; Disable all output 
LDI 030H,RO 
wait30: SUBI OlH,RO 
BNZ wait30 
LDI @reset_out,RO 
STI RO, * ARO ; Disable all counter/timer output 






STI RO,*+AR4(1RO) ; 
RETS ; Return 
* test 
* 
mode9: LDI *+AR3(tms_kc),R7 
RETS 
* 
* DC to DC Buck Converter 
* 
modelO: LDF *+AR3(tms_ Vref),RO ;RO=Vref 
*s 
*e 
LDF *+AR3(Vin_inv),Rl ;RI= INin 
LDF *+AR3(Vout),R2 ;R2= Vout 
LDF *+AR3(Vdiff),R3 ;*R3= Vdiff(n-l) 
LDF *+AR3(iL),R6 ;R6 = iL 
SUBF *+AR3(iout),R6 ;R6 = iL-iout 
MPYF *+AR3(hi),R6 ;R6 = hi(iL-iout) 
MPYF3 RO,Rl,R4 ;R4= Dss=VrefNin 
STF R4, *+AR3(Dss) 
SUBF3 RO,R2,R5 
ADDF R5,R3 




;*R3= Vd_int=KcT/2 [Vdiff(n)+Vdiff(n-l)] 
;*R3= Vd_int(n) = Vd_int + Vd_int(n-l) 
;----------------------------- Limit the Integrator 
LDF R3, R7 ; R7(temp)=Vd_int(n) 
ABSF R7 
CMPF *+AR3(tms_aci),R7 ; CMP[abs(Vd_int(n» - lac] 
BLE NoLimlO ; Limit reached stoP" increasing 
LDF *+AR3(Vd_int),R3 ; R3=Vd_int(old) 
NoLimlO: NOP 
, ----------------------------
LDF *+AR3(Dss),R4 ;restore Dss to R4 
SUBF R3,R4 ;R4= D=Dss-Vd_int 
SUBF R6,R4 ;R4 = Dss - Vd_int - hi(iL-iout) 
LDF *+AR3(hv),R6 ;R6 = hv 
MPYF R5,R6 ;R6 = hv(Vout-Vref) 
SUBF R6,R4 ;R4 = Dss - Vd_int - hi(iL-iout) - hv(Vout-Vref) 
;--------------------------- Limit the duty cycle 
HiLim: CMPF @max,R4 
BLE LoLim 
LDF @max,R4 




;--------------------------- Store Master Dutycycle 











RETS ; Return 
;===========================--====== 
;== EPROM ONLY 
.sect "vecs" ; Named section 
reset .word init ; RS- loads address init to PC 
intO .word isrO ; INTO- loads address intO to PC 
intI .word isrl ; INTl- loads address int I to PC 
int2 .word isr2 ; INT2- loads address int2 to PC 
int3 .word isr3 ; INT3- loads address int3 to PC 
* 
.space 4 
tintO .word timeO 
tint 1 .word time 1 
.space 34 
; end EPROM 
; Reserved space 
; Timer 0 interrupt processing 
; Timer I interrupt processing 
; Reserved space 
.data 
sram .word 0080000H ;=(EPROM)== Beginning ofSRAM (init,cmdl) 
;==(BOOT)sram .word 0084000H ;==(BOOT)== Beginning of Sin Table 
blkO .word 0809800H ; Beginning address of RAM block 0 (init) 


















; Beginning of stack (in it) 
; Pointer for peripheral-bus memory map(init, 
0000048H ; Xpansion bus: 2 wait states, external(init) 
; RDY not in use (88) 
0000428H ; Primary bus: 1M bank compare, I wait(init) 
; states, external RDY not in use 
00003CIH ; Internal timer 0:1111000001;(301)1100000001 
00003C 1H ; Internal timer I: 1111000001; (301) 110000000 I 
007AI20H ;7AI20H=500000d,IOMHz, 50%duty =50ms*2=100ms 
OOOOIOOH (cmdIO,cmdl) 
dp_mem .word OIOOOOOH ; Pointer for dual port memory (command reg) 
save_setup) 
dp_int .word 00003FEH ; Pointer for setting interrupt flag (cmdIO, 
isr_mode,cmdl) 





tms_oaci .set 0000001H ; Ac trip current level (save_setup, 
set_ oc,cmd29) 
tms_acv .set 0000002H ; test 
tms _ bdly .set 0000003H ; Boost delay (init_swct) 
tms _ btime .set 0000004H ; Boost time (save_setup, init_swct) 
tms_dci .set 0000005H ; Dc current 
tms _ odci .set 0000006h ; Dc trip current level(set_oc) 
tms_ Vref .set 0000007H ; Dc voltage 
tms_dt . set OOOOOOSH ; Deadtime (save_setup) 
tms_of .set 0000009H ; Ac frequency (save_setup) 
tms_swf .set OOOOOOaH ; Switching frequency (save_setup) 
tms_aci .set OOOOOObH ; Ac current 
tms_blk .set OOOOOOcH ; Block size (cmdl0,save_setup, 
sine_tbl,cmdl) 
tms_acs .set OOOOOOdH ; current sensor 
tms_dcs .set OOOOOOeH ; voltage sensor (set_oc,cmdl0,cmdl) 
tms _step .set OOOOOOfl-l ; Step 
tms_delay.set 0000010H ; Delay 
tms_swp .set 0000011H ; Switching period (init,cmdl0,save_setup, 
init_swct,cmdl) 
tms_step'" .set 0000012H ; Step( cmd I O,save _ setup,isrO,isrl ,isr2,cmd26) 
tms_ta .set OOOOO13H ; ta const(init_swct,mode 1 O,save_setup,mode I) 
tms_tb .set 0000014H ; tb const(init,cmd I O,save _setup,mode I O,cmd I, 
model) 
tms_kc .set 0000015H ; (inityid,modelO) 
tms_kcb .set 0000016H 
tms _ bt .set 0000017H 
tms _ bi .set 00000 ISH 
tms_mode .set 0000019H 
; (inityid,mode 1 0) 
; (inityid,mode 1 0) 
; Mode (isr _ mode,cmd27) 
tms_swp_120 .set OOOOOlaH 
tms _command .set 00000 I bH 
; (init_swct,save_setup) 
;command (LIR_sw) 
L _ Ryosit .set 000001 cH 
VreCdesired .set OOOOOldH 
UMIN .set 00000 I eH 
UMAX .set 00000 I fl-I 
;Local/remote sw posit (LIR_sw) 
;frontpanel desired Vref(LIR_sw,timel) 
; (inityid,mode 1 0) 
; (inityid,mode 10) 
V diff .set 0000020H .; Vout-Vref 
V d _ int .set 0000021 H ; integral of V diff 
hn .set 0000022H 
hv .set 0000023H 
hi .set 0000024H 
iL .set 0000025H 
iout .set 0000026H 
V diffa .set 0000027H 
Vdiffb .set 000002SH 
Vd_inta .set 0000029H 
V d _ intb .set 000002aH 
Vout .set 000002fl-1 ; DC input (model0) 
Yin inv .set 0000030H ;" 
DUTY .set 0000031 H 









; Target frequecy 
; Target voltage 
; (init,cmd 1 O,cmd 1) 
Dss .set 0000037h 
d .set 0000038h 
count .set 0000039h 
*e 
tms_tboost .set 000003aH 
tms acscale .set 000003bH 
tms_dcscale .set 000003cH 
tms_outputb .set 000003eH 
tms_iImin .set 000003fH 
tblsize .set OOOOOlaH 
K_slave .set 0000040H 
iL _slave .set 0000041 H 
iL_master .set 0000042H 
io_slave .set 0000043H 
io_master .set 
Yin . set 
0000044H 
0000045H 




; Setup table size (save_setup) 
************************************* 
;OverCurrent Trip Code 
trip _ m .set 0000046H 
trip_s .set 0000047H 
io m 116 .set 0000048H 
io_s_116 .set 0000049H 








cmd 1 O,isr _ mode,cmd 1) 
ctyhasea .word 0804200H 
ctyhaseb .word 0804300H 
ctyhasec .word 0804400H 
d_output .word 0804500H 
d_input .word 0804600H 
inputcs .word 0804900H 
acs .word 0804aOOH 
bcs .word 0804bOOH 
ccs .word 0804cOOH 
dac_I .word 0804700H 
dac 2 .word 0804800H 
* 
cmd ad .int startcmd 
mode_ad .int mode_cmd 
* 
mask_intO .set 0000001 H 
mask intI .set 0000002H 
mask int2 .set 0000004 H 
; Switching freq timer (init_ct,init_swct) 
; Timer control register (ctyort,init_ct, 
; Phase A timer 
; Phase B timer (init_ct,init_swct,isrl) 
; Phase C timer (init_ct,init_swct,isr2) 
; General purpurse D/O port (init,cmd I) 
; General purpurse digital input port 
; Input voltage and current ADC (init) 
; Phase a output V & I ADC (isrl,isr2) 
; Phase b output V & I ADC (isrO,isr2) 
; Phase c output V & I ADC (isrO,isrl) 
; Digital to Analog converter 1 
; Digital to Analog converter 2 
(read_cmd) 
(isr_mode) 
; Set external interrupt 0 (isrO) 
; Set external interrupt 1 (isrl) 
; Set external interrupt 2 (isr2) 
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mask_int3 .set 0000008H 
mask_timerO .set 0000100H 
mask_timerl .set 0000200H 
mask dac .set 0000800H 
* 
* 
clear_main .word 0004444H 
reset_out .word OOOfffiH 
* 
; Set external interrupt 3 (isr3) 
; Set internal timer 0 interrupt 
; Set internal timer 1 interrupt 
; allow 2's comp numbers in dac 
; (cmdl0,isr_mode,cmdl) 
; (init,cmd 1 O,isr _ mode,cmd 1) 
* Defme default values LfR sw 
* 
oaci .word 300 
acv .word 120 
bdly .word 10 
btime .word 4 
dci .word 10 
odci .word 200 
Vref .word 43 
dt .word 14 
of .word 60 
swf .word 20000 
aci .word 10 
blk .word 2000 
acs .word 50 
dcs .word 500 
step .word 50 
delay .word 10000 
kc .word 17333 
kcb .word 9 
bt .word 105 
bi .word 2 
L_Ryosit .word OOH 
command .word 10 
mode .word 10 
* Defme constants 
* 
.word 10000000 ; (save_setup) swp_const 















enl .float 0.1 
AVE .float 0.2 
max .float 0.95 
min .float 0.05 
******************************************* 
; OverCurrent Trip Code 
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full .float 116.0 
limit .float 58.0 
******************************************* 
* 
;=(BOOT)cmd .usect "dualport",IOOOOh ;==(BOOT)== 
cmd .usect "dualport",IOOOOh ;==(EPROM)= 
* 
ctio .usect "xbus",2000h 
lookup .usect "ramI ",400h 







































; Save registers 
OAOH,R7 























waitO: SUBI OIH,R7 
BNZ 
* 





















A2Dfltr RO, R 7 
A2Dfltr RI, R7 
A2Dfltr R2, R3 
A2Dfltr R4, R5 
*ARO,RO ; READ.. Vinput(LSB) 
*ARI,RI ; READ .. Voutput(LSB) AND io_slave(MSB) 
*AR2,R2 ; READ .. iL_slave(LSB) AND iL_master(MSB) 
; READ .. io_slave(LSB) AND io_master(MSB) 
; RO= Vinput(LSB), R7=iL_slave(MSB) 
; RI= Voutput(LSB), R7=io_slave(MSB) 
; R2=iL_slave(LSB), R3=iL_master(MSB) 
; R4=io_slave(LSB), R5=io_master(MSB) 
*************************************************************************** 














*ARO,AR4 ; READ .. Vinput(LSB) AND 
*ARI,AR5 ; READ .. Voutput(LSB) AND io_slave(MSB) 
*AR2,AR6 ; READ .. iL_slave(LSB) AND iL_master(MSB) 
; READ .. io_slave(LSB) AND io_master(MSB) 
*************Process and Accumulate Data 
LDI AR4,R6 
A2Dfltr R6, R7 
ADDF R6,RO 
; R6= Vinput(LSB), R7=iL_slave(MSB) 
; RO= Vinput (2) 
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,----





A2Dfltr R6, R 7 















; R6= Voutput(LSB), R7=io_slave(MSB) 
; RI = Voutput (2) 
; R6=iL_slave(LSB), R7=iL_master(MSB) 
; R2 = iL_slave (2) 
; RJ = iL_master (1) 
; R6=io_slave(LSB), R7=io_master(MSB) 
; R4 = iout_slave (2) 















*ARO,AR4 ; READ .. Vinput(LSB) AND iL_slave(MSB) 
*ARI,AR5 ; READ .. Voutput(LSB) AND io_slave(MSB) 
*AR2,AR6 ; READ .. iL_slave(LSB) AND iL_master(MSB) 
; READ .. io_slave(LSB) AND io_master(MSB) 
*************Process and Accumulate Data 
LDI AR4,R6 
A2Dfltr R6, R 7 
ADDF R6,RO 
,----





A2Dfltr R6, R 7 















; R6= Vinput(LSB), R7=iL_slave(MSB) 
; RO= Vinput (2) 
; R6= Voutput(LSB), R7=io_slave(MSB) 
; RI= Voutput (2) 
; R6=iL_slave(LSB), R7=iL_master(MSB) 
; R2 = iL_slave (2) 
; RJ = iL_master (1) 
; R6=io_slave(LSB), R7=:io_master(MSB) 
; R4 = iout_slave (2) 










*ARO,AR4 ; READ .. Vinput(LSB) AND 
*ARI,AR5 ; READ .. Voutput(LSB) AND io_slave(MSB) 








; READ .. io_slave(LSB) AND io_master(MSB) 
*************Process and Accumulate Data 
LDI AR4, R6 
A2Dfltr R6, R7 
ADDF R6,RO 
----, 













; R6= Vinput(LSB), R7=iL_slave(MSB) 
; RO= Vinput (2) 
; R6= Voutput(LSB), R7=io_slave(MSB) 
; RI= Voutput (2) 
; R6=iL_slave(LSB), R7=iL_master(MSB) 
; R2 = iL_slave (2) 
; R3 = iL_master (I) 
; R6=io_slave(LSB), R7=io_master(MSB) 
; R4 = iout_slave (2) 
; R5 = iout_ master (1) 
*************************************************************************** 
LDI *ARO,AR4 ; READ .. Vinput(LSB) AND 













*ARI,AR5 ; READ .. Voutput(LSB) AND io_slave(MSB) 
*AR2,AR6 ; READ .. iL_slave(LSB) AND iL_master(MSB) 
; READ .. io_slave(LSB) AND io_master(MSB) 
*************Process and Accumulate Data 
LDI AR4,R6 
A2Dfltr R6, R7 
ADDF R6,RO 
----, 












; R6= Vinput(LSB), R7=iL_slave(MSB) 
; RO= Vinput (2) 
; R6= Voutput(LSB), R7=io_slave(MSB) 
; RI= Voutput (2) 
; R6=iL_slave(LSB), R7=iL_master(MSB) 
; R2 = iL_slave (2) 
; R3 = iL_master (I) 
; R6=io _ slave(LSB), R 7=io _ master(MSB) 
; R4 = iout_slave (2) 
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; OverCurrent Trip Code 
LDF @full,R7 ; R7=116.0 
SUBF .R7,R5 ; R5=io_master(n)-116.0 
LDF *+AR3(io_m_116),R7 ; R7=io_master(n-I)-116.0 
STF R5, * +AR3 (io_m_l 16) ; Save io_master(n) for next pass 
ADDF R5,R7 ; R7=Sum ofn and n-l 
LDF *+AR3(tau_2),R5 ; R5=T/2 
MPYF R5,R7 ; R7=T/2(n + n-l) 
LDF *+AR3(trip_m),R5 ; R5 previous integral total 
ADDF R5,R7 ; R7 Total integral value 
BN clrtripm ; Assuring non-negative integral 
STF R7,*+AR3(trip_m) ; Stores trip_men) for next pass 
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; STORE Input voltage Yin 






clrtripm: LDF 0.0,R5 
; Jump target if needed for shutdown 
; R6=58.0 integral limit 
; Shuts down Bucks 
; Branch to output current okay 
STF R5,*+AR3(trip_m) ; Resets integral if negative 
iokm: LDF *+AR3(ioYlaster),R5 ; Resets R5 to io_master 
LDF @full,R7 ; R7=116.0 
SUBF R7,R4 ; R4=io_slave(n)-116.0 
LDF *+AR3(io_s_116),R7 ; R7=io_slave(n-l)-116.0 
STF R4,*+AR3(io_s_116) ; Save io_slave(n) for next pass 
ADDF R4,R7 ; R7=Sum ofn and n-l 
LDF *+AR3(tau~),R4 ; R4=T/2 
MPYF R4,R7 ; R7=T/2(n + n-l) 
LDF * +AR3(trip_s),R4 ; R4 previous integral total 
ADDF R4,R7 ; R7 Total integral value 
BN clrtrips ; Assuring non-negative integral 
STF R7,*+AR3(trip_s) ; S~ores trip_sen) for next pass 
LDI @cmd_ad,R4 ; Jump target if needed for shutdown 




clrtrips: LDF 0.0,R4 
; Shuts down Bucks 
; Branch to output current okay 
STF R4,*+AR3(trip_s) ; Resets integral if negative 
ioks: LDF *+AR3(io_slave),R4 ; Resets R4 to io_slave 
******************************************* 
,------
ADDF3 R4, R5, RO 
RND RO 
STF RO, *+AR3(iout) ; STORE THE TOTAL OUTPUT CURRENT iout 
,------
ADDF3 R2, R3, RO 
RND RO 
STF RO,*+AR3(iL) ; STORE THE TOTAL Inductor CURRENT iL 
;------ Calculate ---> lout_error 





STF RO,*+AR3(Vin_inv) ; STORE INin 
; -----------------------------------------
LDF *+AR3(Vdiffa), R3 ; Prepare for Trapzd integration .... 
STF R3, *+AR3(Vdiff) ; by loading old (n-l) values into Vdiff 
LDF *+AR3(Vd_inta), RO ; and Vd_int 
STF RO, *+AR3(Vd_int) 
;----------------------------- TRAPZD INTEGRATION from Mode 10 Routine 
LDF *+AR3(Vdiff),R3 ;*R3= Vdiff(n-l) 




;----------------------------- Limit the Integrator 
LDF R3, R7 ; R7(temp)=Vd_int(n) 
ABSF R7 
CMPF *+AR3(tms_dci),R7 ; [abs(Vd_int(n» - Ide] 
BLE NoLimO; Limit reached stop increasing 
LDF *+AR3(Vd_int),R3 ; R3=Vd_int(0Id) 
NoLimO:NOP 





; R3= Vd_int=K*T/2 [Vdiff(n)+Vdiff(n-l)] 
; R3= VdJnt(n) = Vd_int + Vd_int(n-l) 






CALL isr _mode 





;--------------- Write the Master Duty to A phase CTC (S1) ******************** 
LDI @ctj>hasea,ARO ; Pointer for phase A counter 
STI R7,*+ARO(2) ; Store LSB of counter 2 
LSH -08H,R7 
STI R7,*+ARO(2) ; Store MSB of counter 2 
* 
;-------------------------- UPDATE SLAVE DUTY CYCLE ************************** 
LDF *+AR3(d), R4 ; R4 = (Dss - dl) --> master dutycyc\e 
ADDF *+AR3(VdJnta), R4 ; R4 = (Dss - dl) + Vd_int 
* 
LDF *+AR3(tms_oaci),RO ;RO=kp (GUI value oaci) 
MPYF *+AR3(Vdiffa), RO ;RO=kp(iomaster-ioslave) 
ADDF RO, R4 ;R4=(Dss-d1)+Vdint+kp(iomaster-ioslave) 
* ; = Master_Duty+integ(ki*io_err)+kp(io_err) 
;--------------------------- Limit the duty cycle 
HiLimO: CMPF @max,R4 
BLE LoLimO 
LDF @max,R4 








SUBF R4,R7 ; R7= duty = tms_swp - (R4* tms_swp) 
;--------------- Here R7 = (1 - d) to compensate for the PEBB EPLD inversion 
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FIX R7 
;--------------- Write the Slave Duty to B phase CTC (SI) ********************* 
LDI @ct-phaseb,ARO ; Pointer for phase B counter 
ST! R 7, *+ ARO(2) ; Store LSB of counter 2 
LSH -08H,R7 
ST! R7,*+ARO(2) ; Store MSB of counter 2 
.****************************************************************** , 
; Overtemlundervoltage protection (LIR_sw) 
; Gen 110 word bitO = overtemp slave, bit! = overtemp master 
bit2 = control voltage slave, bit3 = control voltage master 
LDI @d_output,ARO ;set pointer to Gen I/O 
ST! * ARO,RO ;RO=gen_I/O word 
AND OOOfH,RO ;mask all but 4 lsbs 
LDI @cmd_ad,R4 ; Jump target if needed for shutdown 
CMPI OfH,RO ;see if word is good 





















; Clear interrupt 0 ANDN mask_intO,IF 




* isrl: SSCM MASTER UNIT --- interrupt service rountine 
* 
;=(BOOT) .sect "isrl" ;=(BOOT)== Named Section 
isrl: NOP ;=(EPROM)= 
ANON mask_intl,IF ; Clear interrupt 1 










;=(BOOT)= Named Section 
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ANDN mask_int2,IF ; Clear interrupt 2 































; Save registers 
LDI @dp_cint,IRO 
LDI *+AR4(IRO),RO ; Clear interrupt 
CALL read _ cmd 











































"ST! RO, *+ ARO(20H) ; Clear counter 
;=(BOOT)== Named Section 





looptimerO: LDF *+AR3(vperfreq),RO; 
ADDF *+AR3(tms_ Vref),RO; 
RND RO 








* timed: lOOms Timer 
* 

























LDI *+AR3(L_Ryosit),RI ;get previous LIR posit 
LDI @d_output,ARO ;set pointer to Gen 110 
STI *ARO,RO ;RO=gen_I/O word 
AND OOlOH,RO ;mask all but LIR sw posit (bit4) 
CMPI OOH,RO ;if 0, in remote 
BEQ remote 
local: LDI 303H,IE 
CMPRO,RI 
;disables int3 in local mode 
;see if sw same as last interrupt 
BEQ update _ vref ;if in local, update vref and end _int 
;if sw is now in L from R, shutdown and restart in local mode 
STI RO,*+AR3(L_Ryosit) ;save current sw posit 
call cmdO ;to shutdown unit 
restart: call read _ cmd 
BR End_int 
;to restart 
update_ vref: LDF RO, * +AR3(tms_ Vref) ;get Vreffrom memory 
LDI @adcl_cs, ARO ;pointer to ADC for front panel 
LDI * ARO,RI ;Ioads old data,inits new read 
NOP 
NOP ;2 nops for delay 
LDI * ARO,RI ;read in new Vreffrom front panel 
A2Dfltr RI,R7 ;to extract front panel voltage if needed 
MPYF *+AR3(tms_dcscale),RI ;scale the word to make actual voltage 
STF RI, *+AR3(VreCdesired) ;store front panel as desired Vref 
SUBF3 RO,RI,R2 ;R2=RI-RO (V _desired-Vref) 
CMPF 10.0,R2 ;see if greater than 10V increase 
BLE no_step 
step: LDI OOH,*+AR3(tms_stepx) ;set counter to zero 
MPYF @enl,R2 ;R2=voltage differencell ° 
FIX R2 ;make R2 an integer 
LDI R2, *+AR3(stopfreq) ;use R2 as number of steps required 
LDF 10.0,*+AR#(vperfreq) ;IOv is the step size 
LDI @ctrl,ARO 
LDI @tim 1 prd,RO 




;Ioad lOOms period 
;load in timerO 
;init timerO for step 
no_step: LDF RI,*+AR3(tms_ Vref) ;ifno step req'd, save front panel as Vref 
BR End_int 
remote: LDI 30bH,IE 
CMPRO,RI 
;enable intr 0,1,3,8,9 
;see if previous sw posit matches present 
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;if still in remote, end intr 
;if sw changed from local and now in remote, shutdown and wait for PC command 
STI RO,*+AR3(L_Ryosit) ;store present sw posit for later 
call cmdO ;to shutdown bucks 


























APPENDIX C. ARCP CLOSED-LOOP CONTROL CODE 
*********************************************************** 
* 
* NPS POWER LAB 
* TMS320C30 CONTROL CODE 
* BY TUAN DUONG NSWC 
* 
* MODIFIED FOR CLOSED-LOOP CONTROL OF THE ARCP 






















































; Named section 
; RS- loads address init to PC 
; INTO- loads address intO to PC 
; INTl- loads address int 1 to PC 
; INT2- loads address int2 to PC 
; INT3- loads address int3 to PC 
; Reserved space 
; Timer 0 interrupt processing 
; Timer 1 interrupt processing 
; Reserved space 




; Beginning address of RAM block 0 
; Beginning address of RAM block 1 
; Beginning of stack 




; Xpansion bus: 2 wait states, external ROY 
; not in use (88) 
; Primary bus : 1 M bank compare, 1 wait states, 
; external ROY not in use 
timOprd .word 0000064H 
; Internal timer 0: 1111000001; (301) 1100000001 
; 40Hl (10us) 
tim 1 ctl .word 00003CIH 
timlprd .word 0004E20H 
wait4t .word 0000100H 
* 
dp_mem .word 0100000H 
dP...:..int .word 00003FEH 
dp_cint .word 00003FFH 
; Internal timer 1: 1111000001; (301) 1100000001 
; 40Hl (2ms) 
; Pointer for dual port memory (command reg) 
; Pointer for setting interrupt flag 
; Pointer for clearing interrupt flag 
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dp_cmd .set OOOOOOOH ; Command register 
dp_oaci .set 0OOOOO2H ; Ac trip current level 
dp_acv .set 0OOOOO4H ; Ac voltage 
dp_bdly .set 0OOOOO6H ; Boost delay 
dp_btime .set 0OOOOO8H ; Boost time 
dp_dci .set OOOOOOaH ; Dc current 
dp_odci .set OOOOOOch ; Dc trip current level 
dp_dcv .set OOOOOOeH ; Dc voltage 
dp_dt .set OOOOOIOH ; Deadtime 
dp_of .set OOOOOl2H ; Ac frequency 
dp_swf .set OOOOOl4H ; Switching frequency 
dp_aci .set OOOOOl6H ; Ac current 
dp_blk .set OOOOOl8H ; Block size 
dp_acs .set OOOOOlaH ; Ac sensor 
dp_dcs .set OOOOOlcH ; Dc sensor 
dp_step .set OOOOOleH ; Step 
dp _delay .set 0OOOO20H ; Delay 
dp_swp .set 0OOOO22H ; Switching period 
dp_stepx .set 0OOOO24H ; Step 
dp_ta .set 0OOOO26H ; ta constant 
dp_tb .set 0OOOO28H ; tb constant 
dpJcc .set 0OOOO2aH 
dp_kcb .set 0OOOO2cH 
dp_bt .set 0OOOO2eH 
dp_bi .set 0OOOO30H 
dp_mode .set 0OOOO32H ; Mode 
* 
* 
tms cmd .set OOOOOOOH ; Command register 
tms _ oaci .set OOOOOOIH ; Ac trip current level 
tms_acv .set 0OOOOO2H ; Ac voltage 
tms _ bdly .set 0OOOOO3H ; Boost delay 
tms_btime .set 0OOOOO4H ; Boost time 
tms dci .set 0OOOOO5H ; Dc current 
tms odci .set 0OOOOO6h ; Dc trip current level 
tms dcv .set 0OOOOO7H ; Dc voltage 
tms_dt .set 0OOOOO8H ; Deadtime 
tms_of .set 0OOOOO9H ; Ac frequency 
tms_swf .set OOOOOOaH ; Switching frequency 
tms aci .set OOOOOObH ; Ac current 
tms_blk .set OOOOOOcH ; Block size 
tms acs .set OOOOOOdH ; Ac sensor 
tms dcs .set OOOOOOeH ; Dc sensor 
tms_step .set OOOOOOfH ; Step 
tms _delay .set OOOOOIOH ; Delay 
tms_swp .set OOOOOllH ; Switching period 
tms_stepx .set OOOOOl2H ; Step 
tms ta .set OOOOO13H ; ta constant 
tms_tb .set OOOOOl4H ; tb constant 
tmsJcc .set OOOOOl5H 
tms kcb .set OOOOOl6H 
tms bt .set OOOOOl7H 
tms_bi .set OOOOOl8H 
tms mode .set OOOOOl9H ; Mode 
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tms_swp_120 .set OOOOOlaH 
tms _cos .set 000001 bH 
*tms_23 .set OOOOOlcH 
tms fractor .set 000001 dH 
UMIN .set OOOOOleH 
UMAX .set 000001 fH 
INA .set 0000020H 
INB .set 0000021H 
INC .set 0000022H 
iq...int .set 0000023H 
id int .set 0000024H 
iqq .set 0000025H 
idd .set 0000026H 
T 2 .set 0000027H 
tms_iqe .set 0000028H 
tms _ide .set 0000029H 
Kpq .set 000002aH 
Kiq .set 000002bH 
Kpd .set 000002cH 
Kid .set 000002dH 
*c_vl .set 000002eH 
*d i .set 000002iH 
*d_v .set 0000030H 
*x i .set 0000031H 
*x v .set 0000032H 
vperfreq .set 0000033H 
stopfreq .set 0000034H 
stopvolt .set 0000035H 
tms_invdv.set 0000036H 
tms_dtset .set 0000037H 
dmax .set 0000038H 
dmin .set 0000039H 
tms_tboost .set 000003aH 
tms_acscale .set 000003bH 
tms_dcscale .set 000003cH 
tms _ intbits .set 000003dH 
tms_outputb .set 000003eH 
;offset for pointer to cos in sin table 
; running total of i~..integral 
; running total ofid_integral 
; difference between iqe* and iqe 
; difference between ide* and ide 
; taU/2 for use in integrating 
; commanded value iqe* 
; commanded value ide* 
; constant for closed loop 
; constant for closed loop 
; constant for closed loop 
; constant for closed loop 
; DC input 
; Xtra v and i ADC 
; Volt per frequency ratio 
; Target frequecy 
; Target voltage 
tms_ilmin .set 000003fH 





























; Pointer for i/o ports 
; Switching frequency timer 
; Timer control register 
; Phase A timer 
; Phase B timer 
; Phase C timer 
; General purpurse digital output port 
; General purpurse digital input port 
; Digital to Analog converter 1 
; Digital to Analog converter 2 
; Input voltage and current ADC 
; Phase a output voltage and current ADC 
; Phase b output voltage and current ADC 
95 
ccs .word 
adc 1 cs . word 




; Phase c output voltage and current ADC 
;ADCI 
* 
cmd_ad .int startcmd 
mode_ad .int mode_cmd 
* 
mask_intO .set 000000 lH 
mask_intI .set 0000002H 
mask int2 .set 0000004H 
mask int3 .set 0000008H 
mask timerO .set 0000 I OOH 
mask_timer! .set 0000200H 
* 
* 
clear_main .word 0004444H 
reset out .word OOOffffH 
all on .set OOOOOOOH 
a on .set OOOOOOOH 
aa3 ~set OOOOOOlH 
a_a4 .set 0000002H 
b_on .set OOOOOOOH 
ba3 .set 0000004H 
b_a4 .set 0000008H 
c_on .set OOOOOOOH 
ca3 .set OOOOOIOH 
c a4 .set 0OOO020H 
* Derme constants 
* 
oneyi . float 3.14159263590 
two yi .float 6.283 I 85307 I 8 
swp _ const . word 10000000 
sqrt2 . float 1.414213562373 
sqrt3 .float 1.73205080757 
sqrt3_3 . float 0.57735026919 
sqrt23_3 . float 1.15470053838 
half . float 0.5 
halfl2 .float 2048 
invl I bits .float 0.00048828125 
tenu .float 0.00001 
mil .float 0.0001 
bi .float 0.2 
umax .float 0.05 
umin . float -0.05 
acdcconst :float 0.009765625 
acdchalf .float 0.00048828125 
acdcmax .float 1.0 
acdcmin . float -1.0 
zero .float 0.0 
ave .float 0.2 
tbmax .set 40 
tbmin .set 10 
* 
;ADC2 
; Set external interrupt 0 
; Set external interrupt I 
; Set external interrupt 2 
; Set external interrupt 3 
; Set internal timer 0 interrupt 








.usect "dualport", 1 OOOOh 
.usect "xbus",2000h 
.usect "rami ",400h 
.usect "ram2",400h 
.text 
* ST -- CPU status register 
* IE -- CPUIDMA interrupt enable flags 
* IF -- CPU interrupt flags 
* 10F -- I/O flags 
* 
* The status register has the following arrangement: 
* Bits: 31-14 13 1211 10 9 8 7 6 5 4 3 2 1 0 








* R5: Saved during interrupt 0,1,2 
* R6: Saved during interrupts 0,1,2 





* AR3: POINTER FOR INTERNAL MEMORY BLOCK 1 (do not change) 
* AR4: POINTER FOR DUAL-PORT MEMORY (do not change) 
* AR5: POINTER FOR INTERNAL MEMORY BLOCK 0 (do not change) 
* AR6: POINTER FOR SINEWAVE LOOKUP TABLE (do not change) 
* AR7: POINTER FOR SINEWAVE LOOKUP TABLE (do not change) 
* 
* IRO: 
* IR1: Saved during interrupts 0,1,2 
* 
init: LDI O,DP ; Point the DP register to page 0 
LDI OOH,ST ; Clear and enable cache, and disable OVM (1800h) 
LDI OOOOH,IE ; Clear all interrupts . 
LDI @ctrl,ARO ; Load peripheral bus memory-mapped reg 
LDI @xbus,RO 
STI RO,*+ARO(60H) ; Init expansion bus control reg 
LDI @pbus,RO 
STI RO,*+ARO(64H) ; Init primary bus control reg 
LDI @stck,SP ; Initialize the stack pointer 




LDI @ct-"ort,ARO ; Pointer for counter/timer control register 
LDI @reset_out,RO 









LDI @blkl,AR3 ; Sratch pad memory area 
LDI @dp_mem,AR4 ; Top of dual port memory 
LDI @blkO,AR5 ; Sratch pad memory area 
LDI @sram,AR7 ; Top of the look up table 
LDI @dp_cint,IRO ; Clear dual port memory interrupt 
LDI *+AR4(IRO),RO ; 
LDI OOOH,RO ; Clear sram memory 
RPTS2047 
STI RO, * AR4++(l) 
LDI @dp_mem,AR4 ; Top of dual port memory 
LDI OOOOH,IF ; Clear all flags 
LDI OOOSH,IE ; Enable interrupt 3 (dual port memory) 







read cmd: LDI *+AR4(l),RO ; Check command 
AND OOFFH,RO ; Clear all other bits 
CMPI OIEH,RO 






startcmd: BR cmdO ; Off 
BR cmdl ; Test Mode ARCP CONTROL 
BR cmdO ; AC to DC control 
BR cmdO ; Motor Control- Forward 
BR cmdO ; Motor Control - Reverse 
BR cmdO ; Actuator Control - Open 
BR cmdO ; Actuator Control - Close 
BR cmdO ; Actuator Control - Open 
BR cmdO ; Actuator Control - Close 
BR cmdO ; DC to DC Boost 

















BR cmdO ; Stepx 
BR cmdO ; AC output voltage 
BR cmdO ; Boost time 





* Turning off ARCP 
* 
cmdO: LDI 08H,IE ; Disable interrupts 0,1,2 
LDI @ctyort,ARO ; Pointer for counter/timer control register 
LDI @clear_main,RO ; 







STI RO, * ARO ; Disable all counter/timer output 








LDI @ctyort,ARO ; Pointer for counter/timer control register 
LDI @reset_out,RO 
STI RO, * ARO ; Disable all output 
RETS 
* Test Mode 
* 
cmdl: LDI 08H,IE ; Disable interrupts 0,1,2 
LDI @ctyort,ARO ; Pointer for counter/timer control register 
LDI @clear_main,RO ; 
STI RO, * ARO ; Disable all output 
LDI 030H,RO 




STI RO, * ARO ; Disable all counter/timer output 
CALL init_ ct 
LDI @sram,AR7 
CALL save_setup 
; Reset pointer for phase a 








CALL init_swct ; lnit switching frequency counters 
CALL sine_tbl ; Generate a SINE lookup table 










MPYF3 RI,R2,R3 ;R3=T/2 
RND R3 




STF RO, *+AR3 (tms_dtset); 
LDF *+AR3(tms_tb),RO; 
STF RO,*+AR3(dmax) ; 
NEGF RO 







STF RO, *+AR3 (id_int); 
STF RO,*+AR3(iqq) 
STF RO,*+AR2(idd) ;initialize these to zero 
LDI *+AR3(tms_acs),RO; 
FLOAT RO 
















LDI @ctrl,ARO ; Load peripheral bus memory-mapped reg 
LDI @timlprd,RO ; 10ms 
STI RO, *+ARO(38H) 
LDI @timlctl,RO 











LDI @ct-port,ARO ; Pointer for counter/timer control register 
LDI allon,RO 
STI RO, * ARO ; Enable all counter/timer output 
STI RO, *+AR3 (tms_outputb); 






* Initialize counter/timer 
* 
init_ ct: LDI @ct-port,ARO ; Pointer for counter/timer control register 
LDI OOffH,RO 
STI RO, * ARO ; Disable all counter/timer output 
LDI @ct_swfreg,ARO ; Pointer for switching frequency timer 1 
LDI 0034H,RO ; Mode 2 (rate generator), OOIIOIOOB 
STI RO,*+ARO(3) 
LDI 0074H,RO ; OIIIOIOOB 
STI RO,*+ARO(3) 
LDI OOb4H,RO ; 10110100B 
STI RO,*+ARO(3) 
LDI @ct-phasea,ARO ; Pointer for phase a counter 
LDI 0012H,RO ; Mode 1 (hardware retriggerable one-shoot), OOOIOOIOB 
STI RO,*+ARO(3) 
LDI 0052H,RO ; Mode 1, RIW LSB, 010100 lOB 
STI RO,*+ARO(3) 
LDI 00b2H,RO ; Mode 1, RIW LSB & MSB, 10 11 00 lOB 
STI RO,*+ARO(3) 
LDI @ct-phaseb,ARO ; Pointer for phase b counter 
LDI 0012H,RO ; Mode 1 (hardware retriggerable), RlW LSB, OOOIOOIOB 
STI RO,*+ARO(3) 
LDI 0052H,RO ; Mode 1, RIW LSB, 010100 lOB 
STI RO,*+ARO(3) 
LDI 00b2H,RO ; Mode 1, RIW LSB & MSB, 1011 00 lOB 
STI RO,*+ARO(3) 
LDI @ct-phasec,ARO ; Pointer for phase c counter 
LDI 0012H,RO ; Mode 1 (hardware retriggerable), RIW LSB, OOOIOOIOB 
101 
STI RO,*+ARO(3) 
LDI 00S2H,RO ; Mode 1, RIW LSB, OIOIOOIOB 
STI RO,*+ARO(3) 




save_setup: LDI tblsize,RC ; Init loop counter 
RPTB save _ dp 
LDI * AR4++( 1 ),RO ; Start at the top of the dual port memory 
AND OffH,RO ; Mask out all higher bits 
LSH OSH,RO ; Rotate S bits to the left 
LDI *AR4++(I),RI ; Get LSB 
AND OffH,RI 
OR RO,RI 
save_dp: STI RI,* AR3++(I) ; Save 32-bit data in internal RAM 






LDI @blkI,AR3 ; Reset AR3 
LDI *+AR3(tms_swf),RI; 
BZ init ; Reset if switching frequency is 0 







STI RO, *+AR3 (tms_swp_l 20) 
LDI *+AR3(tms_swp),RO; 
LDI RO,RI ; Determine ta 
LSH -IH,RO 
LDI *+AR3(tms_btime),R2; 
SUB I R2,RO 
STI RO,*+AR3(tms_ta); 























* set overcurrent reference values 
* 
















* sine_tbl: this routine generates a SINE lookup table with length equals 
* to the value stored in dp _ blk memory location 
* 
sine_tbl: LDI *+AR3(tms_blk),RC; Get size oflookup table 
LDI RC,RO 
SUBI 000 lH,RC 
* BLS init ; Reset if size is too small 
FLOATRO 
CALL FPINV ; llblk 
LDF @twoyi,Rl ; Store 2*pi value 
MPYF Rl,RO ; llblk * 2 * pi 
RND RO 
LDF RO,R6 ; Save the result 
LDF 0.0,R7 
RPTB save_tbl 
MPYF3 R6,R7,RO ; llblk * count * 2 * pi 
CALL SIN 
RND RO 
ADDF 1.0,R 7 ; Increment count 
save_tbl: STF RO, * AR7++{l) ; Save data into lookup table 
* 
* 
LDI @sram,AR7 ; Restore lookup table pointer 
RETS 
init_swct:LDI @ct_swfreg,ARO ; Pointer for switching frequency timer 1 
LDI *+AR3(tms_swp),RO; 
STI RO, *+ARO(O) ; Store LSB of counter 0 
LSH -08H,RO 







STI RO,*+ARO(3) ; Latch command 
LDI *+ARO(O),RO 








STI RO,*+ARO(l) ; Store LSB of counter I 
LSH -0008H,RO 





checkout 1 :LDI 0040H,RO 
* 
* 
-STI RO, *+ARO(3) ; Latch command 
LDI *+ARO(I),RO 






BGT checkout 1 
LDI *+AR3(tms_swp),RO; 
STI RO, *+ARO(2) ; Store LSB of counter 2 
LSH -0008H,RO 
STI RO, *+ARO(2) ; Store MSB of counter 2 
LDI @ctyhasea,ARO ; Pointer for phase a counter 
LDI *+AR3(tms_btime),RI ; 
STI RI,*+ARO(O) ; Store LSB of counter 0 
LDI *+AR3(tms_bdly),RI ; 
ADDI *+AR3(tms_btime),RI ; 
STI RI,*+ARO(1) ; Store LSB of counter I 
LDI *+AR3(tms_ta),RI ; 
STI RI, *+ARO(2) ; Store LSB of counter 2 
LSH -08H,RI 
STI RI, *+ARO(2) ; Store MSB of counter 2 
LDI @ctyhaseb,ARO ; Pointer for phase b counter 
LDI *+AR3(tms_btime),RI ; 
STI R 1, *+ ARO(O) ; Store LSB of counter 0 
LDI *+AR3(tms_bdly),RI ; 
ADDI *+AR3(tms_btime),RI ; 
STI RI,*+ARO(l) ; Store LSB of counter 1 
LDI *+AR3(tms_ta),RI ; 
STI RI,*+ARO(2) ; Store LSB of counter 2 
LSH -08H,RI 





LDI @ct-phasec,ARO ; Pointer for phase c counter 
LDI *+AR3(tms_btime),RI ; 
STI RI, *+ARO(O) ; Store LSB of counter 0 
LDI *+AR3(tms_bdly),RI; 
ADD! *+AR3(tms_btime),RI ; 
STI RI,*+ARO(l) ; Store LSB of counter 1 
LDI *+AR3(tms_ta),R1; 
STI RI, *+ARO(2) ; Store LSB of counter 2 
LSH -08H,RI 










mode_cmd: BR modeO ; Stop 
BR model ; Test Mode (ARCP Open-loop) 
BR modeO ; DC to AC Mode 
BR modeO ; Motor Control Mode - Forward 
BR modeO ; Motor Control Mode - Reverse 
BR modeO ; Actuator Control Mode - Open 
BR modeO ; Actuator Control Mode - Close 
BR modeO ; Linear Actuator Mode - Open 
BR modeO ; Linear Actuator Mode - Close 
BR modeO ; DC to DC Boost Mode 
BR modeO ; DC to DC Buck Mode 
BR modeO ; Stop 
BR modeO ; Stop 
* 
modeO: LDI 08H,IE ; Disable interrupts 0,1,2 
LDI @ct-port,ARO ; Pointer for counter/timer control register 
LDI @clear_main,RO ; 
STI RO, * ARO ; Disable all output 
LD! 030H,RO 





STI RO, * ARO ; Disable all counter/timer output 




STI RO,*+AR4(IRO) ; 
RETS ; Retum 
model: MPYF *+AR3(tms_tb),R7; 
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FIX R7 
ADDI * +AR3(tms_ta),R7; 
RETS ; Return 
* 
* timerO: Motor startup timer 
* 







BL T looptimerO 
LDI OOOH,RO 
LDI @ctrl,ARO 
STI RO,*+ARO(20H) ; Clear counter 














* timerl: Discharging circuit 
* 








STI RO,*+ARO(30H) ; Clear counter 







* irsO: Phase A interrupt service routine 
**isrO for closed-loop control of ARCP resonant converter 
* 
*written by David Floodeen 
* 
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; Pointer for phase a AID converter 
; Pointer for phase b AID converter 
; initiate a new conversion (don't use these values, they are time-late) 
; delay loop to allow time for the slower AID converters 






; READ Va AND ia 
; Read Vb and ib 
***Get ia and ib ... Assuming ia is msb of AID word as in Tuan's code 
LSH 04H,RO 
ASH -14H,RO 
FLOAT RO ; RO = ia 
LSH 04H,R2 
ASH -14H,R2 
FLOAT R2 ; R2 = ib 
************ 
* This section scales the AID current using a scaling factor to make them 
* actual currents 
* Final output of this section RO = ia, R2 = ib 
***assuming tms_acscale is set to the current scaling word calculated by Ron Hanson*** 
MPYF *+AR3(tms_acscale),RO 
RND RO ;RO = ia 
* STF RO,*+AR3(ia) ; STORE ia 
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MPYF *+AR3(tms_acscale),R2 
RND R2 ;R2=ib 
* STF R2,*+AR3(ib) ; STORE ib 
*This section reads sin_theta and cos_theta from the lookup table 
***assuming tms_cos is block size /4 vice tms_13 or tms_23 
LDI *+AR3(tms_stepx),IRI 
LDF *AR7++(IRI)%,R6 ;R6 = sin_theta 
LDI *+AR3(tms_cos),IRI 
SUBI *+AR3(tms_stepx),IRI ;subtract step to compensate for previous increment 
LDI AR7,AR6 ;use AR6 to not further increment AR7 
LDF *AR6++(IRI)%,R7 ;read twice to get desired value in R7 
LDF *AR6++(IRI)%,R7 ;R7 = cos_theta 
*This section converts ia and ib to iqs and ids then to iqe and ide 











*This section calculates iqq and idd 
;RO = iqs = ia = RI 
;RI =(root3)/3*ia 
;R2=(2root3)/3*ib 
;RI = ids = (root3/3)ia-(2root3/3)ib 
;R2=iqs( cos_theta) 
;R3=ids(sin_theta) 









R2,RO ;RO=iqq=iqe* - iqe 
* +AR3 (tmsjde),R 1 
R3,RI ;RI=idd=ide* - ide 
*Integrate using trapazoidal method to calculate iqJnt and idjnt 
* and calculates V qe and V de 
***assumming iqjnt, id_int, iqq, idd initialized = ° 








RO, *+AR3(iqq) ;store iqq for next time 




















;store i(L)nt for next time 
;R2=Vqe 
RI,R3 ;RI=R3=idd 
*+ AR3(idd),R3 ;R3=idd[ n-l ]+idd[ n] 
RI,*+AR3(idd) ;store idd for next time 
*+AR3(T_2),R3 ;R3=T/2(idd[n-I]+idd[n]) 
* +AR3(id_int),R3 ;R3=id_int[n-I]+T/2(idd[n-I]+idd[n]) 
R3, * +AR3 (id _ int) ;store id _int for next time 
*+AR3(Kid),R3 ; 
* +AR3 (Kpd),R 1 
RI,R3 ;R3=Vde 
*This section transforms V qe and V de to V qs and V ds 












*This section transforms Vqs and Vds to Va, Vb, Vc 
***assumes @half-=.5, @sqrt3=1.7320508, @zero=O.O 
LDF RO,R3 ;Vqs=RO = R3=Va 
MPYF @half,RO ;RO=.SVqs 
MPYF @half,RI ;RI=.SVds 
MPYF @sqrt3,RI ;RI =(root3)V ds/2 
LDF @Zero,R2 ;R2=O.O 
SUBF3 RO,R2,R4 ;R4= -.SVqs 
SUBF RI,R4 ;R4= -.SVqs-(root3)Vds/2 = Vb 
SUBF3 R3,R2,RS ;RS= -Va 
SUBF R4,RS ;RS= -Va-Vb = Vc 
*This section calculates new duty_counta, b, c 
MPYF R6,R3 ;R3=Va*sin theta 
ADDF * +AR3(tms_ta),R3 
FIX R3 ;R3=dutycount_ a 
MPYF R6,R4 ;R4=Vb*sin theta 
ADDF *+AR3(tms_ta),R4 
FIX R4 ;R4=dutycount_ b 
MPYF R6,RS ;RS=Vc*sin theta 
ADDF *+AR3(tms_ta),RS 
FIX RS ;RS=dutycount_ c 
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I 
*This section loads new duty _ counta, b, c 
LDI @ctyhasea,ARO 
STI R3,*+ARO(2) ;stores Isb of counter 
LSH -08H,R3 
STI R3, *+ARO(2) ;stores msb of counter 
LDI @ctyhaseb,ARO 
STI R4,*+ARO(2) ;stores Isb of counter 
LSH -08H,R4 
STI R4,*+ARO(2) ;stores msb of counter 
LDI @ctyhasec,ARO 
STI R5,*+ARO(2) ;stores Isb of counter 
LSH -08H,R5 
STI R5, *+ARO(2) ;stores msb of counter 
*This section clears the interupt and the stack 






















RETI ; Return and enable interrupt 
* 
* isr I: Phase B interrupt service rountine 
* 
isrl: NOP 
RETI ; Return interrupt not used 
* 
* isr2: Phase C interrupt service rountine 
isr2: NOP 
RETI ; Return interrupt not used 
* 
* irs3: Dual port memory interrupt service rountine 
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* 




















; Save registers 
LDI @dp_cint,IRO , 
* 
* 
LDI *+AR4(IRO),RO ; Clear interrupt 
CALL read_cmd 
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